From patchwork Mon Jan 15 12:44:56 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Aleksey Makarov X-Patchwork-Id: 860885 X-Patchwork-Delegate: davem@davemloft.net Return-Path: X-Original-To: patchwork-incoming@ozlabs.org Delivered-To: patchwork-incoming@ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=netdev-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=CAVIUMNETWORKS.onmicrosoft.com header.i=@CAVIUMNETWORKS.onmicrosoft.com header.b="iWuISERJ"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3zKvWc4hp2z9sCZ for ; Tue, 16 Jan 2018 00:36:12 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S966666AbeAOMpm (ORCPT ); Mon, 15 Jan 2018 07:45:42 -0500 Received: from mail-by2nam03on0082.outbound.protection.outlook.com ([104.47.42.82]:4224 "EHLO NAM03-BY2-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S966654AbeAOMpd (ORCPT ); Mon, 15 Jan 2018 07:45:33 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=p33fJww2d4C031GcmXRjPQmRTXWU8QJyOSpsk5FFgkA=; b=iWuISERJMAfPmCxwwrXBJtnqkQmqp8+CVVxTfrQ0i6waYJjIMQTMgATbt92el2MguHMONEPBTkwtIuX3CRIKEYcNEaMgHlu+11aaiFK3yhsSF7wczA6KT3ZCgtCwIpY8k0P1r6M82OkmDgCH/1+X2jrD1OP7uxQXGsMTS+vbEag= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=Aleksey.Makarov@cavium.com; Received: from localhost.localdomain (5.45.71.246) by BN3PR07MB2481.namprd07.prod.outlook.com (10.167.4.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.407.7; Mon, 15 Jan 2018 12:45:29 +0000 From: Aleksey Makarov To: netdev@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, "Goutham, Sunil" , Radoslaw Biernacki , Aleksey Makarov , Robert Richter , David Daney , Richard Cochran , Philippe Ombredanne , Joe Perches Subject: [PATCH net-next v6 1/2] net: add support for Cavium PTP coprocessor Date: Mon, 15 Jan 2018 18:44:56 +0600 Message-Id: <20180115124500.14872-2-aleksey.makarov@cavium.com> X-Mailer: git-send-email 2.15.1 In-Reply-To: <20180115124500.14872-1-aleksey.makarov@cavium.com> References: <20180115124500.14872-1-aleksey.makarov@cavium.com> MIME-Version: 1.0 X-Originating-IP: [5.45.71.246] X-ClientProxiedBy: AM5P189CA0003.EURP189.PROD.OUTLOOK.COM (10.161.53.16) To BN3PR07MB2481.namprd07.prod.outlook.com (10.167.4.22) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: c7e61b1d-2c5d-4eb4-478d-08d55c15dd82 X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(7020095)(4652020)(5600026)(4604075)(4534125)(4602075)(4627221)(201703031133081)(201702281549075)(2017052603307)(7153060)(7193020); SRVR:BN3PR07MB2481; X-Microsoft-Exchange-Diagnostics: 1; BN3PR07MB2481; 3:DLnQ6UNMcGhiy51BiMOILmH4v51XrDIZH892qfmVvHFH6cs2HsmWk9oaVmapR36E3Jk6+Pe5GcwGDBHfE2F/Nk8znGy0uxtRRzlVa6FlrEnBypYeffIrRhlaJ6ZKKgdvSbQSPTPABlytZSs9WEQ4iUgDzrIJMyScaXhmMEoK3EwqsYfzthFXm9ZjlvPReHnCbqeNlUXF1YtcfB29i2OCg+9uuVn+FO0420JE0F64TbjoPLxLdmWEbGTo0zpLddJw; 25:5qixSuH8iLmvyD1NKLN7UtLRI5uyyX7XYpDp2n52A3MZbUjjPA7e5jrX3WMly0e9iM2JgxbBCsImBmXAyaNkY5iaST2cx6H63gYupt2yEO7lugm9UHrvIMpIs4GmvO1JbuT1jwYXEuICHcj8euhloN7wd2FQ3tawTv2aNSuVlguHNtjgtnLBZ4cyhL3XdyjvlBDIQ1XJ9+z7OWhr42rtsh7um3024LASGcOJ875srTt/tcnXOATP3ePGqYkzKc94GxrSmfZsbrcMOZY6zNqDp04/0eysLIPEEDClK+R6zZKzJ8LrJd4mQzLpTNHnQgSwtzEaYsIXGaH7oXKV6cm3eg==; 31:4zpLCouPXrAmnTZcmMb0dxQ4ROg+8OYYJu2g+tANldi3zJ2AwSExuCU0BnI50/khbXfwYfD+Ot6WfqkeecSpybG47Dnrh12F7WuHvai+Whmc+KIQyqhle6rYcBGTg3TwoTrpMrY5YC7GfT5N+K0RWG/Mh5lQl8i+f/JzMaEGrS9OXWBS9Sm0pw9Ey6v5JN5Sb0nKgmmfsucSVpzpmX6FexLuztg4/jvFbZ/6CXKHDXg= X-MS-TrafficTypeDiagnostic: BN3PR07MB2481: X-Microsoft-Exchange-Diagnostics: 1; BN3PR07MB2481; 20:XIFQxW6B8WMyoU+bGYQ54eH7P8NUI9cCYF4pNRyq8MiA9AD/YzxluBqtw11sSAa9Lgs2D7LDaWJPeW3A5JEunnl6kGLKzEHRzQv8gUV152SKnIgApInDeB72CdYwswoEzFDRn69u+AORt0LSaILAJIlq1PXtS9IvvGJZdhj8r6buNcObuvG2I7U3cbw1eUMuMUpIrDPs545rbnFhHjtQFJqte8wSiKk8WpW5c0laBfZqqIUA/g6Iqo2/D19u/HS1uzMKo+CQ7lcWhmKL5nHFHDsJ9XtR/28InTILHMcYQHqMecGzYbyLS7XBNtWUTvcGsJ+Ht8Ni6TpnHI1u397EfcuFJrzJmqJLWZ8YuzVT6QIUREpLS/jl5m4VYcII9hU4bVTcuOCwcVosp3lM7rx06i0Fzhu6Z45DwJuS0/MplPoVT9JoaATbf4gp5beqW7xM3Qnk0qLXEpftsT+4vrBTOKLHKBbQcfAMbqMR0WDkx8l4PBQyT+fq5w/RbeZ37pPp; 4:SsC6t8T9DH8W52dVMOyRWk/U0WoFtUKqWAg5ApUWyQQm5kfiOg3VMZmnlGk8YlpWV/ter4/eWmoZc4jVSNwRe0Q2YQvh9vnyErAk7mlnEg0fSXBCrsxl7U8ouKAOnfGzSfEQbz1KrfQwvAQb6OjTeqU40IdOgyo45RiM80pH5Cpe2JRZiEbsaNOzCKNJdvsTz3FzL88CLrd4mbr5usCnxmdNKi0y4J2Zrb9qq5n3iZpBuJL3XAH4YrnuHayhRP4qfDvHCOH72hPUZ2BCwB3SvQ== X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(6040470)(2401047)(8121501046)(5005006)(3002001)(3231023)(944501161)(10201501046)(93006095)(93001095)(6041268)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123564045)(20161123562045)(20161123558120)(6072148)(201708071742011); SRVR:BN3PR07MB2481; BCL:0; PCL:0; RULEID:(100000803101)(100110400095); SRVR:BN3PR07MB2481; X-Forefront-PRVS: 0553CBB77A X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(6069001)(366004)(39380400002)(39850400004)(396003)(376002)(346002)(189003)(199004)(3846002)(6116002)(81156014)(81166006)(8936002)(50226002)(1076002)(47776003)(478600001)(66066001)(72206003)(68736007)(8676002)(2906002)(7736002)(305945005)(2361001)(2351001)(37156001)(105586002)(106356001)(71446004)(50466002)(48376002)(36756003)(51416003)(16526018)(6512007)(16586007)(54906003)(5660300001)(575784001)(86362001)(39060400002)(316002)(4326008)(53936002)(6486002)(76176011)(59450400001)(25786009)(97736004)(2950100002)(6666003)(6506007)(6916009)(386003)(52116002); DIR:OUT; SFP:1101; SCL:1; SRVR:BN3PR07MB2481; H:localhost.localdomain; FPR:; SPF:None; PTR:InfoNoRecords; MX:1; A:1; LANG:en; Received-SPF: None (protection.outlook.com: cavium.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: 1; BN3PR07MB2481; 23:geG1thOUa60vLLMEO63WZrEnKjfP62dTNskOsCzQZcaqMHJZP3LBnQWPCM8jpw51RB7y4fjCxzw7AINxACt1PRkjk+rFBBjNoYFY6WQdbix0W9GLzcPSEQZPMj6RtwK2G/9sreSlAkLg2Sd8gK1gstEbBMCyA9y7n+GveaUIhcaFikNPDGVNi8XvVL0olAvEwykbbcO3mydp3rpWOiz9oQA+q5x/NO6uJwyntUIB5ooury/CAeL/gQKPkcOrh/GFhXyUw35gNTJHNil9XIfVQakp2eTo2fNlQnnoeRGQx/MwqjBg6rahgUHVGnJ0BVrx8hFvXCuA8CloEFCrM0HTjQ8Htj06LfjGmdtlgWdRvvE495bYKlsFIRjklu1TogFCkFhBpL8ApytBdcI672qAJ5HiDQdj2WeZREedQBkFWUEB32NsucpRm9C7i3qSYtZXcOo+CwelxZ7Va8iECFDtJA/apLImgPRuEqMG1FDj+xBl7NBVsyndZ3yZlkCgCqT9a53T9Br9g/MYl3qjSmnLXvbDCuFMdTcd/VqUa8+zVe+dFCRlzP3tjg6ruD6oQosW6OA5zxFxdad7WXz98d/+1FPBe8RSA3J7KWRLCQ3eOjbk4f51ZynJmqoSwFzQwJ2FdgPkkW0rn2iwBXviRRWWO51t2yDU/wx9EC8Mb8oia7DDewDTgDnsWZc06ea9LDseJs7+pylDItkJrrYLTQJsTsBAb7UuUqPA8LjjamCngaK0OyTjOsqykcrzAuJC7hp6wuIlGdRP2MnTjWuqJKgshwiuygqU9SsiKT4t876LP1N02D8I+nnCQ0E869R8km2os8+Mtdp4nJ8WFvsJlM8ULy8+QkTTerJA9lAkRE+DFDCQSuFAtEe+mKN42kP9J46O1z+1GCpmGQpcElC+UdFrPa+O2aQpLhE4DimoNjmFeeo7+f764Xu+IUiKIicuvwjBrVcJ2GZhDHAXm0bhLg4vJWOcsY/NiMnkYeV8npunGHg60LOP9y8gjuNsBq+o3L+IxNTC1M3KJ1qLxi9US+PlI5/xum7l742qwWmbVczshm+tpS3iwwE5Alql6mItIqy2VymyfGthloHM6LlOlEm4av4jr5iwlPaJVL513xs5E55BO8gj5gDqIn49nl+Ux4wWnDV5TC9ZddXeeu6zebmkInhxQ+Qu1o8GuBPibmeFiXKUN9bHXWrrmumQfWgFxBSW/puOXOWfAiszlPP8qIg5ozNgwq3r35Z5evjZTpOSPSfBo3tgA6LbkiWD1O60lDlFxIdpIqBTGgVi+5Jjzzvp3zNLsK/uDTnFZsqWRPS7BAs= X-Microsoft-Exchange-Diagnostics: 1; BN3PR07MB2481; 6:dW6yzVC+EEPoxUgFKwa2uJlmT+fnRrdcd1RDSsM3yRyb9JM7e3hN9jqsLZBdhYrisc6SBkhRY8cMAPGOMEbAKn2ek1n8Plu7SQyzkfTGXRjeelAg5MHtij3h/Pwspxo/kya2hteyirpANTAe9+G04AAt5sPzymgEQ8zFAQM9grvRdKPjCjSgKaPPjGuDFfbs3NPd4m9ygft9Pt/6pSWxCjhYA82GMpiv/SVuRd0qsod2aFnpjd82g4E1B/H1/QGBLRdMKbqo1Q43TBkStOvJQNPCjhQ+KB+vsoB7PuRzoYD8UeRxos6lUluEQ7eOpSg5h7ALcCnchX8VRuZ8LhsSYccVCfC5cUkE6yDT7QpSKMA=; 5:pqMdoBQo35Xw3Y/b8/CHAr9igApR0qweT6h40ZwPbOSZspiqwDfIgKxvRegeTPgPqraibwuGaP/q1B4plWFmjHNzSfrVG3HHHHgl9RNaHo+JKs16crqAm7riKUToJD9vVwgCbNVbTcVCTR/54sD2D8m2APg/58YUFNnCYH9+l34=; 24:jKW1f+pqI0MemzUR9ZWNj0EySF2z1eBmYlIKt8Y2ry80aFGYFNSOOY7RO1QNW4j9H2dCHG/arR3ioQ9juyAOfytf/PbsIyKjRJUlnVeLQPQ=; 7:rKpXo/8BvJEQQSHzTnZp2JCVKFYcXWv9/J4PfSA7kPW/O+DDKu4m2Mi0QntNYliohVNSoshGDz8FXr1VOfGO9KqOwTWo68dBmj8ZLgWFAaVdHG1hMGccsIXM7ritSVpjq2tXZZ533D8pWoBu0SQCUfBCUXxDf7nqBEqTNm+bbRoIQBUHS5/e1eve4HROKLoJtxdf9rlX9pGSjRqmXB8cLGSkiUTgiacvKCQz3sEOSafIXuaG//SIn/IlHICSUPVr SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: cavium.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Jan 2018 12:45:29.7071 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c7e61b1d-2c5d-4eb4-478d-08d55c15dd82 X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 711e4ccf-2e9b-4bcf-a551-4094005b6194 X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN3PR07MB2481 Sender: netdev-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org From: Radoslaw Biernacki This patch adds support for the Precision Time Protocol Clocks and Timestamping hardware found on Cavium ThunderX processors. Signed-off-by: Radoslaw Biernacki Signed-off-by: Aleksey Makarov Acked-by: Philippe Ombredanne --- drivers/net/ethernet/cavium/Kconfig | 12 + drivers/net/ethernet/cavium/Makefile | 1 + drivers/net/ethernet/cavium/common/Makefile | 1 + drivers/net/ethernet/cavium/common/cavium_ptp.c | 353 ++++++++++++++++++++++++ drivers/net/ethernet/cavium/common/cavium_ptp.h | 70 +++++ 5 files changed, 437 insertions(+) create mode 100644 drivers/net/ethernet/cavium/common/Makefile create mode 100644 drivers/net/ethernet/cavium/common/cavium_ptp.c create mode 100644 drivers/net/ethernet/cavium/common/cavium_ptp.h diff --git a/drivers/net/ethernet/cavium/Kconfig b/drivers/net/ethernet/cavium/Kconfig index 63be75eb34d2..96586c0b4490 100644 --- a/drivers/net/ethernet/cavium/Kconfig +++ b/drivers/net/ethernet/cavium/Kconfig @@ -50,6 +50,18 @@ config THUNDER_NIC_RGX This driver supports configuring XCV block of RGX interface present on CN81XX chip. +config CAVIUM_PTP + tristate "Cavium PTP coprocessor as PTP clock" + depends on 64BIT + imply PTP_1588_CLOCK + default y + ---help--- + This driver adds support for the Precision Time Protocol Clocks and + Timestamping coprocessor (PTP) found on Cavium processors. + PTP provides timestamping mechanism that is suitable for use in IEEE 1588 + Precision Time Protocol or other purposes. Timestamps can be used in + BGX, TNS, GTI, and NIC blocks. + config LIQUIDIO tristate "Cavium LiquidIO support" depends on 64BIT diff --git a/drivers/net/ethernet/cavium/Makefile b/drivers/net/ethernet/cavium/Makefile index 872da9f7c31a..946bba84e81d 100644 --- a/drivers/net/ethernet/cavium/Makefile +++ b/drivers/net/ethernet/cavium/Makefile @@ -1,6 +1,7 @@ # # Makefile for the Cavium ethernet device drivers. # +obj-$(CONFIG_NET_VENDOR_CAVIUM) += common/ obj-$(CONFIG_NET_VENDOR_CAVIUM) += thunder/ obj-$(CONFIG_NET_VENDOR_CAVIUM) += liquidio/ obj-$(CONFIG_NET_VENDOR_CAVIUM) += octeon/ diff --git a/drivers/net/ethernet/cavium/common/Makefile b/drivers/net/ethernet/cavium/common/Makefile new file mode 100644 index 000000000000..dd8561b8060b --- /dev/null +++ b/drivers/net/ethernet/cavium/common/Makefile @@ -0,0 +1 @@ +obj-$(CONFIG_CAVIUM_PTP) += cavium_ptp.o diff --git a/drivers/net/ethernet/cavium/common/cavium_ptp.c b/drivers/net/ethernet/cavium/common/cavium_ptp.c new file mode 100644 index 000000000000..c87c9c684a33 --- /dev/null +++ b/drivers/net/ethernet/cavium/common/cavium_ptp.c @@ -0,0 +1,353 @@ +// SPDX-License-Identifier: GPL-2.0 +/* cavium_ptp.c - PTP 1588 clock on Cavium hardware + * Copyright (c) 2003-2015, 2017 Cavium, Inc. + */ + +#include +#include +#include +#include + +#include "cavium_ptp.h" + +#define DRV_NAME "Cavium PTP Driver" + +#define PCI_DEVICE_ID_CAVIUM_PTP 0xA00C +#define PCI_DEVICE_ID_CAVIUM_RST 0xA00E + +#define PCI_PTP_BAR_NO 0 +#define PCI_RST_BAR_NO 0 + +#define PTP_CLOCK_CFG 0xF00ULL +#define PTP_CLOCK_CFG_PTP_EN BIT(0) +#define PTP_CLOCK_LO 0xF08ULL +#define PTP_CLOCK_HI 0xF10ULL +#define PTP_CLOCK_COMP 0xF18ULL + +#define RST_BOOT 0x1600ULL +#define CLOCK_BASE_RATE 50000000ULL + +static u64 ptp_cavium_clock_get(void) +{ + struct pci_dev *pdev; + void __iomem *base; + u64 ret = CLOCK_BASE_RATE * 16; + + pdev = pci_get_device(PCI_VENDOR_ID_CAVIUM, + PCI_DEVICE_ID_CAVIUM_RST, NULL); + if (!pdev) + goto error; + + base = pci_ioremap_bar(pdev, PCI_RST_BAR_NO); + if (!base) + goto error_put_pdev; + + ret = CLOCK_BASE_RATE * ((readq(base + RST_BOOT) >> 33) & 0x3f); + + iounmap(base); + +error_put_pdev: + pci_dev_put(pdev); + +error: + return ret; +} + +struct cavium_ptp *cavium_ptp_get(void) +{ + struct cavium_ptp *ptp; + struct pci_dev *pdev; + + pdev = pci_get_device(PCI_VENDOR_ID_CAVIUM, + PCI_DEVICE_ID_CAVIUM_PTP, NULL); + if (!pdev) + return ERR_PTR(-ENODEV); + + ptp = pci_get_drvdata(pdev); + if (!ptp) + ptp = ERR_PTR(-EPROBE_DEFER); + if (IS_ERR(ptp)) + pci_dev_put(pdev); + + return ptp; +} +EXPORT_SYMBOL(cavium_ptp_get); + +void cavium_ptp_put(struct cavium_ptp *ptp) +{ + pci_dev_put(ptp->pdev); +} +EXPORT_SYMBOL(cavium_ptp_put); + +/** + * cavium_ptp_adjfine() - Adjust ptp frequency + * @ptp: PTP clock info + * @scaled_ppm: how much to adjust by, in parts per million, but with a + * 16 bit binary fractional field + */ +static int cavium_ptp_adjfine(struct ptp_clock_info *ptp_info, long scaled_ppm) +{ + struct cavium_ptp *clock = + container_of(ptp_info, struct cavium_ptp, ptp_info); + unsigned long flags; + u64 comp; + u64 adj; + bool neg_adj = false; + + if (scaled_ppm < 0) { + neg_adj = true; + scaled_ppm = -scaled_ppm; + } + + /* The hardware adds the clock compensation value to the PTP clock + * on every coprocessor clock cycle. Typical convention is that it + * represent number of nanosecond betwen each cycle. In this + * convention compensation value is in 64 bit fixed-point + * representation where upper 32 bits are number of nanoseconds + * and lower is fractions of nanosecond. + * The scaled_ppm represent the ratio in "parts per bilion" by which the + * compensation value should be corrected. + * To calculate new compenstation value we use 64bit fixed point + * arithmetic on following formula + * comp = tbase + tbase * scaled_ppm / (1M * 2^16) + * where tbase is the basic compensation value calculated initialy + * in cavium_ptp_init() -> tbase = 1/Hz. Then we use endian + * independent structure definition to write data to PTP register. + */ + comp = ((u64)1000000000ull << 32) / clock->clock_rate; + adj = comp * scaled_ppm; + adj >>= 16; + adj = div_u64(adj, 1000000ull); + comp = neg_adj ? comp - adj : comp + adj; + + spin_lock_irqsave(&clock->spin_lock, flags); + writeq(comp, clock->reg_base + PTP_CLOCK_COMP); + spin_unlock_irqrestore(&clock->spin_lock, flags); + + return 0; +} + +/** + * cavium_ptp_adjtime() - Adjust ptp time + * @ptp: PTP clock info + * @delta: how much to adjust by, in nanosecs + */ +static int cavium_ptp_adjtime(struct ptp_clock_info *ptp_info, s64 delta) +{ + struct cavium_ptp *clock = + container_of(ptp_info, struct cavium_ptp, ptp_info); + unsigned long flags; + + spin_lock_irqsave(&clock->spin_lock, flags); + timecounter_adjtime(&clock->time_counter, delta); + spin_unlock_irqrestore(&clock->spin_lock, flags); + + /* Sync, for network driver to get latest value */ + smp_mb(); + + return 0; +} + +/** + * cavium_ptp_gettime() - Get hardware clock time with adjustment + * @ptp: PTP clock info + * @ts: timespec + */ +static int cavium_ptp_gettime(struct ptp_clock_info *ptp_info, + struct timespec64 *ts) +{ + struct cavium_ptp *clock = + container_of(ptp_info, struct cavium_ptp, ptp_info); + unsigned long flags; + u64 nsec; + + spin_lock_irqsave(&clock->spin_lock, flags); + nsec = timecounter_read(&clock->time_counter); + spin_unlock_irqrestore(&clock->spin_lock, flags); + + *ts = ns_to_timespec64(nsec); + + return 0; +} + +/** + * cavium_ptp_settime() - Set hardware clock time. Reset adjustment + * @ptp: PTP clock info + * @ts: timespec + */ +static int cavium_ptp_settime(struct ptp_clock_info *ptp_info, + const struct timespec64 *ts) +{ + struct cavium_ptp *clock = + container_of(ptp_info, struct cavium_ptp, ptp_info); + unsigned long flags; + u64 nsec; + + nsec = timespec64_to_ns(ts); + + spin_lock_irqsave(&clock->spin_lock, flags); + timecounter_init(&clock->time_counter, &clock->cycle_counter, nsec); + spin_unlock_irqrestore(&clock->spin_lock, flags); + + return 0; +} + +/** + * cavium_ptp_enable() - Request to enable or disable an ancillary feature. + * @ptp: PTP clock info + * @rq: request + * @on: is it on + */ +static int cavium_ptp_enable(struct ptp_clock_info *ptp_info, + struct ptp_clock_request *rq, int on) +{ + return -EOPNOTSUPP; +} + +static u64 cavium_ptp_cc_read(const struct cyclecounter *cc) +{ + struct cavium_ptp *clock = + container_of(cc, struct cavium_ptp, cycle_counter); + + return readq(clock->reg_base + PTP_CLOCK_HI); +} + +static int cavium_ptp_probe(struct pci_dev *pdev, + const struct pci_device_id *ent) +{ + struct device *dev = &pdev->dev; + struct cavium_ptp *clock; + struct cyclecounter *cc; + u64 clock_cfg; + u64 clock_comp; + int err; + + clock = devm_kzalloc(dev, sizeof(*clock), GFP_KERNEL); + if (!clock) { + err = -ENOMEM; + goto error; + } + + clock->pdev = pdev; + + err = pcim_enable_device(pdev); + if (err) + goto error_free; + + err = pcim_iomap_regions(pdev, 1 << PCI_PTP_BAR_NO, pci_name(pdev)); + if (err) + goto error_free; + + clock->reg_base = pcim_iomap_table(pdev)[PCI_PTP_BAR_NO]; + + spin_lock_init(&clock->spin_lock); + + cc = &clock->cycle_counter; + cc->read = cavium_ptp_cc_read; + cc->mask = CYCLECOUNTER_MASK(64); + cc->mult = 1; + cc->shift = 0; + + timecounter_init(&clock->time_counter, &clock->cycle_counter, + ktime_to_ns(ktime_get_real())); + + clock->clock_rate = ptp_cavium_clock_get(); + + clock->ptp_info = (struct ptp_clock_info) { + .owner = THIS_MODULE, + .name = "ThunderX PTP", + .max_adj = 1000000000ull, + .n_ext_ts = 0, + .n_pins = 0, + .pps = 0, + .adjfine = cavium_ptp_adjfine, + .adjtime = cavium_ptp_adjtime, + .gettime64 = cavium_ptp_gettime, + .settime64 = cavium_ptp_settime, + .enable = cavium_ptp_enable, + }; + + clock_cfg = readq(clock->reg_base + PTP_CLOCK_CFG); + clock_cfg |= PTP_CLOCK_CFG_PTP_EN; + writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG); + + clock_comp = ((u64)1000000000ull << 32) / clock->clock_rate; + writeq(clock_comp, clock->reg_base + PTP_CLOCK_COMP); + + clock->ptp_clock = ptp_clock_register(&clock->ptp_info, dev); + if (!clock->ptp_clock) { + err = -ENODEV; + goto error_stop; + } + if (IS_ERR(clock->ptp_clock)) { + err = PTR_ERR(clock->ptp_clock); + goto error_stop; + } + + pci_set_drvdata(pdev, clock); + return 0; + +error_stop: + clock_cfg = readq(clock->reg_base + PTP_CLOCK_CFG); + clock_cfg &= ~PTP_CLOCK_CFG_PTP_EN; + writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG); + pcim_iounmap_regions(pdev, 1 << PCI_PTP_BAR_NO); + +error_free: + devm_kfree(dev, clock); + +error: + /* For `cavium_ptp_get()` we need to differentiate between the case + * when the core has not tried to probe this device and the case when + * the probe failed. In the later case we pretend that the + * initialization was successful and keep the error in + * `dev->driver_data`. + */ + pci_set_drvdata(pdev, ERR_PTR(err)); + return 0; +} + +static void cavium_ptp_remove(struct pci_dev *pdev) +{ + struct cavium_ptp *clock = pci_get_drvdata(pdev); + u64 clock_cfg; + + if (IS_ERR_OR_NULL(clock)) + return; + + ptp_clock_unregister(clock->ptp_clock); + + clock_cfg = readq(clock->reg_base + PTP_CLOCK_CFG); + clock_cfg &= ~PTP_CLOCK_CFG_PTP_EN; + writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG); +} + +static const struct pci_device_id cavium_ptp_id_table[] = { + { PCI_DEVICE(PCI_VENDOR_ID_CAVIUM, PCI_DEVICE_ID_CAVIUM_PTP) }, + { 0, } +}; + +static struct pci_driver cavium_ptp_driver = { + .name = DRV_NAME, + .id_table = cavium_ptp_id_table, + .probe = cavium_ptp_probe, + .remove = cavium_ptp_remove, +}; + +static int __init cavium_ptp_init_module(void) +{ + return pci_register_driver(&cavium_ptp_driver); +} + +static void __exit cavium_ptp_cleanup_module(void) +{ + pci_unregister_driver(&cavium_ptp_driver); +} + +module_init(cavium_ptp_init_module); +module_exit(cavium_ptp_cleanup_module); + +MODULE_DESCRIPTION(DRV_NAME); +MODULE_AUTHOR("Cavium Networks "); +MODULE_LICENSE("GPL v2"); +MODULE_DEVICE_TABLE(pci, cavium_ptp_id_table); diff --git a/drivers/net/ethernet/cavium/common/cavium_ptp.h b/drivers/net/ethernet/cavium/common/cavium_ptp.h new file mode 100644 index 000000000000..be2bafc7beeb --- /dev/null +++ b/drivers/net/ethernet/cavium/common/cavium_ptp.h @@ -0,0 +1,70 @@ +// SPDX-License-Identifier: GPL-2.0 +/* cavium_ptp.h - PTP 1588 clock on Cavium hardware + * Copyright (c) 2003-2015, 2017 Cavium, Inc. + */ + +#ifndef CAVIUM_PTP_H +#define CAVIUM_PTP_H + +#include +#include + +struct cavium_ptp { + struct pci_dev *pdev; + + /* Serialize access to cycle_counter, time_counter and hw_registers */ + spinlock_t spin_lock; + struct cyclecounter cycle_counter; + struct timecounter time_counter; + void __iomem *reg_base; + + u32 clock_rate; + + struct ptp_clock_info ptp_info; + struct ptp_clock *ptp_clock; +}; + +#if IS_ENABLED(CONFIG_CAVIUM_PTP) + +struct cavium_ptp *cavium_ptp_get(void); +void cavium_ptp_put(struct cavium_ptp *ptp); + +static inline u64 cavium_ptp_tstamp2time(struct cavium_ptp *ptp, u64 tstamp) +{ + unsigned long flags; + u64 ret; + + spin_lock_irqsave(&ptp->spin_lock, flags); + ret = timecounter_cyc2time(&ptp->time_counter, tstamp); + spin_unlock_irqrestore(&ptp->spin_lock, flags); + + return ret; +} + +static inline int cavium_ptp_clock_index(struct cavium_ptp *clock) +{ + return ptp_clock_index(clock->ptp_clock); +} + +#else + +static inline struct cavium_ptp *cavium_ptp_get(void) +{ + return ERR_PTR(-ENODEV); +} + +static inline void cavium_ptp_put(struct cavium_ptp *ptp) {} + +static inline u64 cavium_ptp_tstamp2time(struct cavium_ptp *ptp, u64 tstamp) +{ + return 0; +} + +static inline int cavium_ptp_clock_index(struct cavium_ptp *clock) +{ + return -1; +} + +#endif + +#endif