From patchwork Mon Sep 12 04:49:14 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Adit Ranadive X-Patchwork-Id: 668593 X-Patchwork-Delegate: davem@davemloft.net Return-Path: X-Original-To: patchwork-incoming@ozlabs.org Delivered-To: patchwork-incoming@ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3sXb542HxGz9t0Z for ; Mon, 12 Sep 2016 14:52:08 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=onevmw.onmicrosoft.com header.i=@onevmw.onmicrosoft.com header.b=J4VEJ6BF; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932721AbcILEwD (ORCPT ); Mon, 12 Sep 2016 00:52:03 -0400 Received: from ex13-edg-ou-002.vmware.com ([208.91.0.190]:34207 "EHLO EX13-EDG-OU-002.vmware.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754171AbcILEub (ORCPT ); Mon, 12 Sep 2016 00:50:31 -0400 Received: from sc9-mailhost1.vmware.com (10.113.161.71) by EX13-EDG-OU-002.vmware.com (10.113.208.156) with Microsoft SMTP Server id 15.0.1156.6; Sun, 11 Sep 2016 21:50:19 -0700 Received: from EX13-CAS-002.vmware.com (smtp-inbound.vmware.com [10.113.191.52]) by sc9-mailhost1.vmware.com (Postfix) with ESMTP id B5A55184A3; Sun, 11 Sep 2016 21:50:28 -0700 (PDT) Received: from EX13-CAS-001.vmware.com (10.113.191.51) by EX13-MBX-024.vmware.com (10.113.191.44) with Microsoft SMTP Server (TLS) id 15.0.1156.6; Sun, 11 Sep 2016 21:50:28 -0700 Received: from NAM03-BY2-obe.outbound.protection.outlook.com (10.113.170.11) by EX13-CAS-001.vmware.com (10.113.191.51) with Microsoft SMTP Server (TLS) id 15.0.1156.6 via Frontend Transport; Sun, 11 Sep 2016 21:50:27 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=onevmw.onmicrosoft.com; s=selector1-vmware-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=xRKfXrIc/i0U8pskdgXDOSwzKlP4Wk//cYKKj+2zJZw=; b=J4VEJ6BFmMjIuZ8DxZPWBsIiUnBAmeaSAVvaMAATan0NtdYq87EFQtvUWvz+/emryWabA5jJACCDp+sYE7gkF9CHmM/1dV4cG/LhEBVfaB+u12avS7kGn2dHAk6V1fLGSjhMF1S/lkf6CYL/mhNeGiOSSIU67tZ0ETYiyGVMDTo= Authentication-Results: redhat.com; dkim=none (message not signed) header.d=none; redhat.com; dmarc=none action=none header.from=vmware.com; Received: from promb-2s-dhcp95-136.eng.vmware.com (208.91.1.34) by BLUPR0501MB836.namprd05.prod.outlook.com (10.141.251.150) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA_P384) id 15.1.619.3; Mon, 12 Sep 2016 04:50:23 +0000 From: Adit Ranadive To: , , CC: Adit Ranadive , , , , , , Subject: [PATCH v4 04/16] IB/pvrdma: Add the paravirtual RDMA device specification Date: Sun, 11 Sep 2016 21:49:14 -0700 Message-ID: <1473655766-31628-5-git-send-email-aditr@vmware.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1473655766-31628-1-git-send-email-aditr@vmware.com> References: <1473655766-31628-1-git-send-email-aditr@vmware.com> MIME-Version: 1.0 X-Originating-IP: [208.91.1.34] X-ClientProxiedBy: BY2PR04CA052.namprd04.prod.outlook.com (10.141.249.170) To BLUPR0501MB836.namprd05.prod.outlook.com (10.141.251.150) X-MS-Office365-Filtering-Correlation-Id: 44c5bf81-c4ec-4223-8088-08d3dac84f67 X-Microsoft-Exchange-Diagnostics: 1; BLUPR0501MB836; 2:4m7tbifJ9l+mHCdJgnpJCFZcIC6NANnKyU0jdvJjBNovLS7V1P14m7KPlZCpactPifb5pW36HLSlMPTZMMzlWtUyTd7BV3uLD0D7X5+TD1HDTxeklsn6RLSijWqizZSUV6we5eVzvuBC+ziztxjkWnu1oKkgJ7zY/daDg8S2wkhFXI7cUcODIkwcsQzn8L1S; 3:c/jzoqiwlAwVY+G/LUoI5FKDLo6L3e7Qz4n2FaX//d+KQ+Iy4Ua9J2Y89Pw3Y6Krv+K1pTViNQkJKLXtre8FGjwECrfqL5Lcz13795893KX4YOUEjvc30giLphS1tzwW; 25:5srXdv9OnqZ3K6Qrp3jSIHXBli5rfR9Xsw7eftQvUDyfaEI7FRMxp3qlQzvvoTfL3YUxK/Hb4SQLTqgTEGvQdetzFggwlf+yGi5szY032/CdpVmpNePqKbnnyps6MeeYiBK7ETZk8YMnx/nEBTosTkrz9XQ4bZNw+/gZQXMXW+9H/xoNkC2m2Zc7v+tz7EXrz6GKcIhKvSFg2emCL9jeVuK5Ns4rcl/KxbiB05bh/S4ICne2yyjc8JdacL7ifaCOXpmKH7w7l97LQB/sYcJHdk8BBFu4KEsEjlpVCaD9cSwXDI/X8cSChK5fpZLRM/rT4mp7Va2GQbHugfj5SiDpJoh/34p0u00UeqSXBqR/tdf91rQagjcY8ntbhn2M0agzymjvKrC9cb+h9ovl93urhHRJ7CGo5CBhrMizXcWFMU0= X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BLUPR0501MB836; X-LD-Processed: b39138ca-3cee-4b4a-a4d6-cd83d9dd62f0,ExtAddr X-Microsoft-Exchange-Diagnostics: 1; BLUPR0501MB836; 31:+xOTwA7u6Go+GfirRaP0V+JCS+gwyr8Rzf4Tq9IP1UsFZ9Azf+TuHYvoM8ujiMgZhNLzqwNey3kp3CUuPsDg+YSOMyrrmbCSaDHBu+VGoMWic8/cHhxZJmGJgGvTf4lCvEbR8xGo14OJWZ3e8X4Glo05Tk9Hmgw9XIocsFhcPusVfmCdaG/8mnXdrttrCoX//h7X9tXjjlg2LAZf+K+e9xw9uU6JMqTg9MNZMuV9jGQ=; 20:4em1VOoTNerCzNup3zdQ27QlhkxMr1Vl7ctKSJmp/MKXaW+tAeN5eIFL2OKPjQUFtFDSSUTE8b4q2DIJFPBnQgdhCHqQHqprcLv7ANjrjaaWRSaqIkjW6eUequ99LhxGf/noVihRAtncpkcH9jHVLufGM3AKigWEZbuAYZTrN2N9YzXANeTNzSxNKD0SwaRfjmfOupPwi3+bQ1N5JBDMIKErYm86wf3xkOjRLVfTwlB07jX526bvDiyuwjdaZDkZMsNOI7e7vVympuWPyP9cSFfJ9lJFOvZoGhnN3n77UWAN2OKTjXjBw61vdoX38GODExG8ZmkIyx4tcoTy7i+IB79LaRlamGyINGVuPij+B7MOmKTv9xYBa0K4ikTNulZePzDXE4/qGujbYkEdYuCbkbLIzpFAi6Jh4+J2UMoNyoEFkBjTqtjAXzGR3EuELIKue1VFgFtnieKLnYwRg97OtFt9m+o1BmgFK7JKtKpHKmfgYU2KsSApN6TxhQr1qo1q X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(250305191791016)(61668805478150)(22074186197030)(146099531331640); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(6040176)(601004)(2401047)(5005006)(8121501046)(3002001)(10201501046); SRVR:BLUPR0501MB836; BCL:0; PCL:0; RULEID:; SRVR:BLUPR0501MB836; X-Microsoft-Exchange-Diagnostics: 1; BLUPR0501MB836; 4:MN8EMQ4xl7LaEM+puPUqwBuEvvVdToAcNxTKoJ9wrkZMz76l3FJ4qZZl+p1zPDbGeVIZDeytOBIJUrCiON1mE4NXKNe1GZ3eVRv3XIN+QDzvRS2j2QZ34A2N/O8BlB5yfhS5si1LG0Sg/7f4gTEsT94w8Zc51BLXrLrrcqffzeFa7jrmd34rerw23t99YZf9k1YMF67AZkg1JB7iJxa0QZQa+l8nXdyD8eVq7bMktJmTvT3nLPMzhr3tujEyXDbxMH8JcHYA71LEwLzvIThykQMJ1Plw8TUNSWIzglfHKqDdl6hR/v2P7wGaabwOYqNqjz2+2bcEHgS9u6sdbgK0RR7MEFGFU0l6xEYwxE3e1f/mqOUaBnIiHOZAvpPxjiNBDxJXIpB/us8sQ9IZvisjl3RBRYFYnfW9UMc3Stv+wFC2WeK6+aRfJH6NzoUfl4rW9AkDBYnkEYep8AcYwlE+F5zkt7eERVrN01TVhDDLq1opcKiUN+2mSZjpYQL1Hst3syasuj01wEO5qBMEE850J2zOUTFXgixEQphao34WOGw= X-Forefront-PRVS: 006339698F X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(4630300001)(6009001)(7916002)(66066001)(107886002)(4001430100002)(5003940100001)(575784001)(36756003)(47776003)(189998001)(4001450100002)(87386001)(86362001)(5890100001)(48376002)(2201001)(50466002)(2906002)(50226002)(8676002)(81166006)(586003)(4326007)(7846002)(5660300001)(305945005)(42186005)(76176999)(7736002)(50986999)(6116002)(3846002)(15975445007)(4001520100001)(5001770100001)(19580405001)(33646002)(92566002)(19580395003)(2950100001)(77096005)(229853001)(7099028)(5001760100003)(21314002)(2004002); DIR:OUT; SFP:1101; SCL:1; SRVR:BLUPR0501MB836; H:promb-2s-dhcp95-136.eng.vmware.com; FPR:; SPF:None; LANG:en; X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BLUPR0501MB836; 23:LOSjd3kvTKGUAz9xceBDDIABDnpAe29pTUx8odTt?= =?us-ascii?Q?8LdtyGdHLTCjc6+1pfTUNuRcN8lAqakarbAMl5dUM5O2LDHf1MKR0pGJxeno?= =?us-ascii?Q?AHePqH9S3l0DCGguhqK3PdcY8cV1BFVQY0N6uhkodwt0q7Ihu+wkMD5VwCwt?= =?us-ascii?Q?mlKsm5FcoSIzJj/SkzRm8NsxBm43+SLCkuFWN7oxkZlfG3PoWkarD4K43Frh?= =?us-ascii?Q?GCdycoEBB0BCav9N6rrAH5+bzwblsgGSr6WZDZWuPiF7CbiGUWSH7UcUKdQt?= =?us-ascii?Q?4U3Kfv6iP/ibnVZPG8iyrph1dcXHxB2kiYi9Hd/XM75kszmLpOqYzUHNzGDS?= =?us-ascii?Q?4rYAva6zzS2dyn0G5T3X9dDNMNg7Dm/9nGf2h2H/hdZ+NYfUHnEYaGvk38b3?= =?us-ascii?Q?RAn77i2912s/4nZ7qWKkrIBgCi1r3FquBsUp/uoPqkYQb2ndO8gyY8xmT9Hh?= =?us-ascii?Q?58dlD/eqnnQOM1/qpzaTqKOn8RLBfHHbWQCRhSw4bN/kec+e44h8u156GpCO?= =?us-ascii?Q?9oFC90e3VFbo4rVXAlN5l18qHaPJR2fmgqr8r6/NN753hCKzOr7BU7ez3VSV?= =?us-ascii?Q?PXXEhtRNSmsD/vn1aKEc5W0C+Jdi1eAfi1ZGzjr0kmDL+d+Y8cFxSlGip8V7?= =?us-ascii?Q?z2AA2DAgp0C/a0yEUvuECNmLDu2dtYIbf5ADJBeZ9/FY6VreT4GgC3S1yP55?= =?us-ascii?Q?JDlg6LIX+tu2UxYMAZ4FjWTAsdghvulGONHBlY6aFS9B4KoCxkjoY+QzuApO?= =?us-ascii?Q?tys86CzCjQGPoF4fkKwBxMgqk5VpVZjp2GdYfELMmWtcSUdC9WkoFzfZnVPH?= =?us-ascii?Q?XI8cNfe5nLdTLo94hP0jeGjOAxktL5ydlDU5WBt/+OP6RKrI6Y2UrLRjEA/Z?= =?us-ascii?Q?tv9tOW5gvKO7+KthI0KM0/M1D0+icceUBn1MCER66FnT8nKJQpo/hBdgqc7U?= =?us-ascii?Q?fWh4Cg96mUx0NtEfWLkbBwQ0oTOQV3/SrkiKvkcg1KuSPJDac+ArSvmdJgsM?= =?us-ascii?Q?STnL4yFKIYito9adAKfhu2BKGLdwnm/8jAT5eSAjya/gZ1GKpmlg935PiEpc?= =?us-ascii?Q?BfjJEn0CdiR5GuiCawwOluSIg/EQX6hzPy0DpB7+5vV/IU5+gYCqrplUhWYS?= =?us-ascii?Q?dGe3IZT0A8xNXMTTwvKB/EYhlruJ9JTaKRQVX1OjHMfaAmZanTAZ2opIrt38?= =?us-ascii?Q?yMUzDj1BFOQLC0mslEpZaiGzJ8/UrcwjYobqKPh6k9C3U9Ob3hCxbCZSTg?= =?us-ascii?Q?=3D=3D?= X-Microsoft-Exchange-Diagnostics: 1; BLUPR0501MB836; 6:1ghGCRejNgkwMSBnMZqfPhoECfWq0tXEOrgi80/QA/1rfMQa5HfRLSrm93zdT73NbUEb3ecYoBozBhnoKFqY5F92D+EJ3wGMMW+tffKvyWn5kXweQaFuHdQqdna/lAS2UD8vBF+2uAoPjCxm46/3FFkn4mOM9+Az1V3CpIKvo7XCSxGBjjp4OS85jco3PTQbTBjx4esMhgZK2oLEXdHREpkoFmoXgsBI3mjNZASKqK97z0Pr8IXLm771V+UQfNCBj3lNsVKEZX6CQLWuGgia53tGjfUkR5ZzVS85vBaTg4g=; 5:NkG7KzewqtClnQx5IMCG2fsJCXRr3YehFdUlH4fPV8v7J/MbJYwgyidoUFoSU7FsjnWoOdJ8oJ+ErVp0jS3jhAup2qzpUtVBIWJInnm5F8A3CR4snNcEM8l6p3Wy7SuHPuI+cyWY0zT+zALrvMxErA==; 24:Lcw9i0Gacq/s06+fMX25McjpYxZcT7R1BOHsiHBtZr89RX8FSi/9xUV6j4rD/YKSFfGQCpahTqP4CO9UNBmZgS49UK4irJXQz4jSWgfEdew=; 7:4M9Lf8c81oET4h4L1gb1nOxoXPKHVWwv2X8o0Xewo1U+KlSfL2xXhjZ+AvX29Q0ktwDAJ9RYfVmKu2qc3ZkVEX/GtU4vID7keL+Io/MSIv7RHN3NTZkrEqhJ/kiapYpn8ZW2Z9Mf8MnWKcDKHBv8M/p75H+9XL1JlVQoKf4ZinVkIZAbLb1I1yKkdie8yI1+8186kYTCx57EU6wcy2x9IMVPpOvVdZ/gOk8ipXXAquof1lER6/28AF3cX6EoK3ws SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; BLUPR0501MB836; 20:VyPw8KCvn5LTpl83QI0UKSNNBxlrGjikHlJLy3PCLNJ5mUwfeY27RSiN90BFKZ0Bw/F0oQyBbV9HgzGsQRsjbBfW5Vw9NB9Eeprw7lObRc92rziQD43yGZJ7m7dGxL+qtCCt6/Qj1ntYPc4lHdl19EAkWSSePBV0jj4LWSwC/YI= X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Sep 2016 04:50:23.7769 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-Transport-CrossTenantHeadersStamped: BLUPR0501MB836 Received-SPF: None (EX13-EDG-OU-002.vmware.com: aditr@vmware.com does not designate permitted sender hosts) Sender: netdev-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: netdev@vger.kernel.org This patch describes the main specification of the underlying virtual RDMA device. The pvrdma_dev_api header file defines the Verbs commands and their parameters that can be issued to the device backend. Reviewed-by: Yuval Shaia Reviewed-by: Jorgen Hansen Reviewed-by: George Zhang Reviewed-by: Aditya Sarwade Reviewed-by: Bryan Tan Signed-off-by: Adit Ranadive --- Changes v3->v4: - Removed explicit enum values. Changes v2->v3: - Defined 9 and 18 for page directory. - Stripped spaces in some comments. --- drivers/infiniband/hw/pvrdma/pvrdma_defs.h | 302 +++++++++++++++++++++++ drivers/infiniband/hw/pvrdma/pvrdma_dev_api.h | 342 ++++++++++++++++++++++++++ 2 files changed, 644 insertions(+) create mode 100644 drivers/infiniband/hw/pvrdma/pvrdma_defs.h create mode 100644 drivers/infiniband/hw/pvrdma/pvrdma_dev_api.h diff --git a/drivers/infiniband/hw/pvrdma/pvrdma_defs.h b/drivers/infiniband/hw/pvrdma/pvrdma_defs.h new file mode 100644 index 0000000..de7d1fb --- /dev/null +++ b/drivers/infiniband/hw/pvrdma/pvrdma_defs.h @@ -0,0 +1,302 @@ +/* + * Copyright (c) 2012-2016 VMware, Inc. All rights reserved. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of EITHER the GNU General Public License + * version 2 as published by the Free Software Foundation or the BSD + * 2-Clause License. This program is distributed in the hope that it + * will be useful, but WITHOUT ANY WARRANTY; WITHOUT EVEN THE IMPLIED + * WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. + * See the GNU General Public License version 2 for more details at + * http://www.gnu.org/licenses/old-licenses/gpl-2.0.en.html. + * + * You should have received a copy of the GNU General Public License + * along with this program available in the file COPYING in the main + * directory of this source tree. + * + * The BSD 2-Clause License + * + * Redistribution and use in source and binary forms, with or + * without modification, are permitted provided that the following + * conditions are met: + * + * - Redistributions of source code must retain the above + * copyright notice, this list of conditions and the following + * disclaimer. + * + * - Redistributions in binary form must reproduce the above + * copyright notice, this list of conditions and the following + * disclaimer in the documentation and/or other materials + * provided with the distribution. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT + * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS + * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE + * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR + * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) + * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, + * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED + * OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __PVRDMA_DEFS_H__ +#define __PVRDMA_DEFS_H__ + +#include +#include "pvrdma_ib_verbs.h" +#include "pvrdma_uapi.h" + +/* + * Masks and accessors for page directory, which is a two-level lookup: + * page directory -> page table -> page. Only one directory for now, but we + * could expand that easily. 9 bits for tables, 9 bits for pages, gives one + * gigabyte for memory regions and so forth. + */ + +#define PVRDMA_PDIR_SHIFT 18 +#define PVRDMA_PTABLE_SHIFT 9 +#define PVRDMA_PAGE_DIR_DIR(x) (((x) >> PVRDMA_PDIR_SHIFT) & 0x1) +#define PVRDMA_PAGE_DIR_TABLE(x) (((x) >> PVRDMA_PTABLE_SHIFT) & 0x1ff) +#define PVRDMA_PAGE_DIR_PAGE(x) ((x) & 0x1ff) +#define PVRDMA_PAGE_DIR_MAX_PAGES (1 * 512 * 512) +#define PVRDMA_MAX_FAST_REG_PAGES 128 + +/* + * Max MSI-X vectors. + */ + +#define PVRDMA_MAX_INTERRUPTS 3 + +/* Register offsets within PCI resource on BAR1. */ +#define PVRDMA_REG_VERSION 0x00 /* R: Version of device. */ +#define PVRDMA_REG_DSRLOW 0x04 /* W: Device shared region low PA. */ +#define PVRDMA_REG_DSRHIGH 0x08 /* W: Device shared region high PA. */ +#define PVRDMA_REG_CTL 0x0c /* W: PVRDMA_DEVICE_CTL */ +#define PVRDMA_REG_REQUEST 0x10 /* W: Indicate device request. */ +#define PVRDMA_REG_ERR 0x14 /* R: Device error. */ +#define PVRDMA_REG_ICR 0x18 /* R: Interrupt cause. */ +#define PVRDMA_REG_IMR 0x1c /* R/W: Interrupt mask. */ +#define PVRDMA_REG_MACL 0x20 /* R/W: MAC address low. */ +#define PVRDMA_REG_MACH 0x24 /* R/W: MAC address high. */ + +/* Object flags. */ +#define PVRDMA_CQ_FLAG_ARMED_SOL BIT(0) /* Armed for solicited-only. */ +#define PVRDMA_CQ_FLAG_ARMED BIT(1) /* Armed. */ +#define PVRDMA_MR_FLAG_DMA BIT(0) /* DMA region. */ +#define PVRDMA_MR_FLAG_FRMR BIT(1) /* Fast reg memory region. */ + +/* + * Atomic operation capability (masked versions are extended atomic + * operations. + */ + +#define PVRDMA_ATOMIC_OP_COMP_SWAP BIT(0) /* Compare and swap. */ +#define PVRDMA_ATOMIC_OP_FETCH_ADD BIT(1) /* Fetch and add. */ +#define PVRDMA_ATOMIC_OP_MASK_COMP_SWAP BIT(2) /* Masked compare and swap. */ +#define PVRDMA_ATOMIC_OP_MASK_FETCH_ADD BIT(3) /* Masked fetch and add. */ + +/* + * Base Memory Management Extension flags to support Fast Reg Memory Regions + * and Fast Reg Work Requests. Each flag represents a verb operation and we + * must support all of them to qualify for the BMME device cap. + */ + +#define PVRDMA_BMME_FLAG_LOCAL_INV BIT(0) /* Local Invalidate. */ +#define PVRDMA_BMME_FLAG_REMOTE_INV BIT(1) /* Remote Invalidate. */ +#define PVRDMA_BMME_FLAG_FAST_REG_WR BIT(2) /* Fast Reg Work Request. */ + +/* + * GID types. The interpretation of the gid_types bit field in the device + * capabilities will depend on the device mode. For now, the device only + * supports RoCE as mode, so only the different GID types for RoCE are + * defined. + */ + +#define PVRDMA_GID_TYPE_FLAG_ROCE_V1 BIT(0) +#define PVRDMA_GID_TYPE_FLAG_ROCE_V2 BIT(1) + +enum pvrdma_pci_resource { + PVRDMA_PCI_RESOURCE_MSIX, /* BAR0: MSI-X, MMIO. */ + PVRDMA_PCI_RESOURCE_REG, /* BAR1: Registers, MMIO. */ + PVRDMA_PCI_RESOURCE_UAR, /* BAR2: UAR pages, MMIO, 64-bit. */ + PVRDMA_PCI_RESOURCE_LAST, /* Last. */ +}; + +enum pvrdma_device_ctl { + PVRDMA_DEVICE_CTL_ACTIVATE, /* Activate device. */ + PVRDMA_DEVICE_CTL_QUIESCE, /* Quiesce device. */ + PVRDMA_DEVICE_CTL_RESET, /* Reset device. */ +}; + +enum pvrdma_intr_vector { + PVRDMA_INTR_VECTOR_RESPONSE, /* Command response. */ + PVRDMA_INTR_VECTOR_ASYNC, /* Async events. */ + PVRDMA_INTR_VECTOR_CQ, /* CQ notification. */ + /* Additional CQ notification vectors. */ +}; + +enum pvrdma_intr_cause { + PVRDMA_INTR_CAUSE_RESPONSE = (1 << PVRDMA_INTR_VECTOR_RESPONSE), + PVRDMA_INTR_CAUSE_ASYNC = (1 << PVRDMA_INTR_VECTOR_ASYNC), + PVRDMA_INTR_CAUSE_CQ = (1 << PVRDMA_INTR_VECTOR_CQ), +}; + +enum pvrdma_intr_type { + PVRDMA_INTR_TYPE_INTX, /* Legacy. */ + PVRDMA_INTR_TYPE_MSI, /* MSI. */ + PVRDMA_INTR_TYPE_MSIX, /* MSI-X. */ +}; + +enum pvrdma_gos_bits { + PVRDMA_GOS_BITS_UNK, /* Unknown. */ + PVRDMA_GOS_BITS_32, /* 32-bit. */ + PVRDMA_GOS_BITS_64, /* 64-bit. */ +}; + +enum pvrdma_gos_type { + PVRDMA_GOS_TYPE_UNK, /* Unknown. */ + PVRDMA_GOS_TYPE_LINUX, /* Linux. */ +}; + +enum pvrdma_device_mode { + PVRDMA_DEVICE_MODE_ROCE, /* RoCE. */ + PVRDMA_DEVICE_MODE_IWARP, /* iWarp. */ + PVRDMA_DEVICE_MODE_IB, /* InfiniBand. */ +}; + +struct pvrdma_gos_info { + __u32 gos_bits:2; /* W: PVRDMA_GOS_BITS_ */ + __u32 gos_type:4; /* W: PVRDMA_GOS_TYPE_ */ + __u32 gos_ver:16; /* W: Guest OS version. */ + __u32 gos_misc:10; /* W: Other. */ + __u32 pad; /* Pad to 8-byte alignment. */ +}; + +struct pvrdma_device_caps { + __u64 fw_ver; /* R: Query device. */ + __be64 node_guid; + __be64 sys_image_guid; + __u64 max_mr_size; + __u64 page_size_cap; + __u64 atomic_arg_sizes; /* EXP verbs. */ + __u32 exp_comp_mask; /* EXP verbs. */ + __u32 device_cap_flags2; /* EXP verbs. */ + __u32 max_fa_bit_boundary; /* EXP verbs. */ + __u32 log_max_atomic_inline_arg; /* EXP verbs. */ + __u32 vendor_id; + __u32 vendor_part_id; + __u32 hw_ver; + __u32 max_qp; + __u32 max_qp_wr; + __u32 device_cap_flags; + __u32 max_sge; + __u32 max_sge_rd; + __u32 max_cq; + __u32 max_cqe; + __u32 max_mr; + __u32 max_pd; + __u32 max_qp_rd_atom; + __u32 max_ee_rd_atom; + __u32 max_res_rd_atom; + __u32 max_qp_init_rd_atom; + __u32 max_ee_init_rd_atom; + __u32 max_ee; + __u32 max_rdd; + __u32 max_mw; + __u32 max_raw_ipv6_qp; + __u32 max_raw_ethy_qp; + __u32 max_mcast_grp; + __u32 max_mcast_qp_attach; + __u32 max_total_mcast_qp_attach; + __u32 max_ah; + __u32 max_fmr; + __u32 max_map_per_fmr; + __u32 max_srq; + __u32 max_srq_wr; + __u32 max_srq_sge; + __u32 max_uar; + __u32 gid_tbl_len; + __u16 max_pkeys; + __u8 local_ca_ack_delay; + __u8 phys_port_cnt; + __u8 mode; /* PVRDMA_DEVICE_MODE_ */ + __u8 atomic_ops; /* PVRDMA_ATOMIC_OP_* bits */ + __u8 bmme_flags; /* Memory Mgmt Extensions for FRMR/FRWR */ + __u8 gid_types; /* PVRDMA_GID_TYPE_FLAG_ */ + __u8 reserved[4]; +}; + +struct pvrdma_ring_page_info { + __u32 num_pages; /* Num pages incl. header. */ + __u32 reserved; /* Reserved. */ + __u64 pdir_dma; /* Page directory PA. */ +}; + +#pragma pack(push, 1) + +struct pvrdma_device_shared_region { + __u32 driver_version; /* W: Driver version. */ + __u32 pad; /* Pad to 8-byte align. */ + struct pvrdma_gos_info gos_info; /* W: Guest OS information. */ + __u64 cmd_slot_dma; /* W: Command slot address. */ + __u64 resp_slot_dma; /* W: Response slot address. */ + struct pvrdma_ring_page_info async_ring_pages; + /* W: Async ring page info. */ + struct pvrdma_ring_page_info cq_ring_pages; + /* W: CQ ring page info. */ + __u32 uar_pfn; /* W: UAR pageframe. */ + __u32 pad2; /* Pad to 8-byte align. */ + struct pvrdma_device_caps caps; /* R: Device capabilities. */ +}; + +#pragma pack(pop) + + +/* Event types. Currently a 1:1 mapping with enum ib_event. */ +enum pvrdma_eqe_type { + PVRDMA_EVENT_CQ_ERR, + PVRDMA_EVENT_QP_FATAL, + PVRDMA_EVENT_QP_REQ_ERR, + PVRDMA_EVENT_QP_ACCESS_ERR, + PVRDMA_EVENT_COMM_EST, + PVRDMA_EVENT_SQ_DRAINED, + PVRDMA_EVENT_PATH_MIG, + PVRDMA_EVENT_PATH_MIG_ERR, + PVRDMA_EVENT_DEVICE_FATAL, + PVRDMA_EVENT_PORT_ACTIVE, + PVRDMA_EVENT_PORT_ERR, + PVRDMA_EVENT_LID_CHANGE, + PVRDMA_EVENT_PKEY_CHANGE, + PVRDMA_EVENT_SM_CHANGE, + PVRDMA_EVENT_SRQ_ERR, + PVRDMA_EVENT_SRQ_LIMIT_REACHED, + PVRDMA_EVENT_QP_LAST_WQE_REACHED, + PVRDMA_EVENT_CLIENT_REREGISTER, + PVRDMA_EVENT_GID_CHANGE, +}; + +/* Event queue element. */ +struct pvrdma_eqe { + __u32 type; /* Event type. */ + __u32 info; /* Handle, other. */ +}; + +/* CQ notification queue element. */ +struct pvrdma_cqne { + __u32 info; /* Handle */ +}; + +static inline void pvrdma_init_cqe(struct pvrdma_cqe *cqe, __u64 wr_id, + __u64 qp) +{ + memset(cqe, 0, sizeof(*cqe)); + cqe->status = PVRDMA_WC_GENERAL_ERR; + cqe->wr_id = wr_id; + cqe->qp = qp; +} + +#endif /* __PVRDMA_DEFS_H__ */ diff --git a/drivers/infiniband/hw/pvrdma/pvrdma_dev_api.h b/drivers/infiniband/hw/pvrdma/pvrdma_dev_api.h new file mode 100644 index 0000000..4b4d8e5 --- /dev/null +++ b/drivers/infiniband/hw/pvrdma/pvrdma_dev_api.h @@ -0,0 +1,342 @@ +/* + * Copyright (c) 2012-2016 VMware, Inc. All rights reserved. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of EITHER the GNU General Public License + * version 2 as published by the Free Software Foundation or the BSD + * 2-Clause License. This program is distributed in the hope that it + * will be useful, but WITHOUT ANY WARRANTY; WITHOUT EVEN THE IMPLIED + * WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. + * See the GNU General Public License version 2 for more details at + * http://www.gnu.org/licenses/old-licenses/gpl-2.0.en.html. + * + * You should have received a copy of the GNU General Public License + * along with this program available in the file COPYING in the main + * directory of this source tree. + * + * The BSD 2-Clause License + * + * Redistribution and use in source and binary forms, with or + * without modification, are permitted provided that the following + * conditions are met: + * + * - Redistributions of source code must retain the above + * copyright notice, this list of conditions and the following + * disclaimer. + * + * - Redistributions in binary form must reproduce the above + * copyright notice, this list of conditions and the following + * disclaimer in the documentation and/or other materials + * provided with the distribution. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT + * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS + * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE + * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR + * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) + * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, + * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED + * OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __PVRDMA_DEV_API_H__ +#define __PVRDMA_DEV_API_H__ + +#include +#include "pvrdma_ib_verbs.h" + +enum { + PVRDMA_CMD_FIRST = 0, + PVRDMA_CMD_QUERY_PORT = PVRDMA_CMD_FIRST, + PVRDMA_CMD_QUERY_PKEY, + PVRDMA_CMD_CREATE_PD, + PVRDMA_CMD_DESTROY_PD, + PVRDMA_CMD_CREATE_MR, + PVRDMA_CMD_DESTROY_MR, + PVRDMA_CMD_CREATE_CQ, + PVRDMA_CMD_RESIZE_CQ, + PVRDMA_CMD_DESTROY_CQ, + PVRDMA_CMD_CREATE_QP, + PVRDMA_CMD_MODIFY_QP, + PVRDMA_CMD_QUERY_QP, + PVRDMA_CMD_DESTROY_QP, + PVRDMA_CMD_CREATE_UC, + PVRDMA_CMD_DESTROY_UC, + PVRDMA_CMD_CREATE_BIND, + PVRDMA_CMD_DESTROY_BIND, + PVRDMA_CMD_MAX, +}; + +enum { + PVRDMA_CMD_FIRST_RESP = (1 << 31), + PVRDMA_CMD_QUERY_PORT_RESP = PVRDMA_CMD_FIRST_RESP, + PVRDMA_CMD_QUERY_PKEY_RESP, + PVRDMA_CMD_CREATE_PD_RESP, + PVRDMA_CMD_DESTROY_PD_RESP_NOOP, + PVRDMA_CMD_CREATE_MR_RESP, + PVRDMA_CMD_DESTROY_MR_RESP_NOOP, + PVRDMA_CMD_CREATE_CQ_RESP, + PVRDMA_CMD_RESIZE_CQ_RESP, + PVRDMA_CMD_DESTROY_CQ_RESP_NOOP, + PVRDMA_CMD_CREATE_QP_RESP, + PVRDMA_CMD_MODIFY_QP_RESP, + PVRDMA_CMD_QUERY_QP_RESP, + PVRDMA_CMD_DESTROY_QP_RESP, + PVRDMA_CMD_CREATE_UC_RESP, + PVRDMA_CMD_DESTROY_UC_RESP_NOOP, + PVRDMA_CMD_CREATE_BIND_RESP_NOOP, + PVRDMA_CMD_DESTROY_BIND_RESP_NOOP, + PVRDMA_CMD_MAX_RESP, +}; + +struct pvrdma_cmd_hdr { + __u64 response; /* Key for response lookup. */ + __u32 cmd; /* PVRDMA_CMD_ */ + __u32 reserved; /* Reserved. */ +}; + +struct pvrdma_cmd_resp_hdr { + __u64 response; /* From cmd hdr. */ + __u32 ack; /* PVRDMA_CMD_XXX_RESP */ + __u8 err; /* Error. */ + __u8 reserved[3]; /* Reserved. */ +}; + +struct pvrdma_cmd_query_port { + struct pvrdma_cmd_hdr hdr; + __u8 port_num; + __u8 reserved[7]; +}; + +struct pvrdma_cmd_query_port_resp { + struct pvrdma_cmd_resp_hdr hdr; + struct pvrdma_port_attr attrs; +}; + +struct pvrdma_cmd_query_pkey { + struct pvrdma_cmd_hdr hdr; + __u8 port_num; + __u8 index; + __u8 reserved[6]; +}; + +struct pvrdma_cmd_query_pkey_resp { + struct pvrdma_cmd_resp_hdr hdr; + __u16 pkey; + __u8 reserved[6]; +}; + +struct pvrdma_cmd_create_uc { + struct pvrdma_cmd_hdr hdr; + __u32 pfn; /* UAR page frame number */ + __u8 reserved[4]; +}; + +struct pvrdma_cmd_create_uc_resp { + struct pvrdma_cmd_resp_hdr hdr; + __u32 ctx_handle; + __u8 reserved[4]; +}; + +struct pvrdma_cmd_destroy_uc { + struct pvrdma_cmd_hdr hdr; + __u32 ctx_handle; + __u8 reserved[4]; +}; + +struct pvrdma_cmd_create_pd { + struct pvrdma_cmd_hdr hdr; + __u32 ctx_handle; + __u8 reserved[4]; +}; + +struct pvrdma_cmd_create_pd_resp { + struct pvrdma_cmd_resp_hdr hdr; + __u32 pd_handle; + __u8 reserved[4]; +}; + +struct pvrdma_cmd_destroy_pd { + struct pvrdma_cmd_hdr hdr; + __u32 pd_handle; + __u8 reserved[4]; +}; + +struct pvrdma_cmd_create_mr { + struct pvrdma_cmd_hdr hdr; + __u64 start; + __u64 length; + __u64 pdir_dma; + __u32 pd_handle; + __u32 access_flags; + __u32 flags; + __u32 nchunks; +}; + +struct pvrdma_cmd_create_mr_resp { + struct pvrdma_cmd_resp_hdr hdr; + __u32 mr_handle; + __u32 lkey; + __u32 rkey; + __u8 reserved[4]; +}; + +struct pvrdma_cmd_destroy_mr { + struct pvrdma_cmd_hdr hdr; + __u32 mr_handle; + __u8 reserved[4]; +}; + +struct pvrdma_cmd_create_cq { + struct pvrdma_cmd_hdr hdr; + __u64 pdir_dma; + __u32 ctx_handle; + __u32 cqe; + __u32 nchunks; + __u8 reserved[4]; +}; + +struct pvrdma_cmd_create_cq_resp { + struct pvrdma_cmd_resp_hdr hdr; + __u32 cq_handle; + __u32 cqe; +}; + +struct pvrdma_cmd_resize_cq { + struct pvrdma_cmd_hdr hdr; + __u32 cq_handle; + __u32 cqe; +}; + +struct pvrdma_cmd_resize_cq_resp { + struct pvrdma_cmd_resp_hdr hdr; + __u32 cqe; + __u8 reserved[4]; +}; + +struct pvrdma_cmd_destroy_cq { + struct pvrdma_cmd_hdr hdr; + __u32 cq_handle; + __u8 reserved[4]; +}; + +struct pvrdma_cmd_create_qp { + struct pvrdma_cmd_hdr hdr; + __u64 pdir_dma; + __u32 pd_handle; + __u32 send_cq_handle; + __u32 recv_cq_handle; + __u32 srq_handle; + __u32 max_send_wr; + __u32 max_recv_wr; + __u32 max_send_sge; + __u32 max_recv_sge; + __u32 max_inline_data; + __u32 lkey; + __u32 access_flags; + __u16 total_chunks; + __u16 send_chunks; + __u16 max_atomic_arg; + __u8 sq_sig_all; + __u8 qp_type; + __u8 is_srq; + __u8 reserved[3]; +}; + +struct pvrdma_cmd_create_qp_resp { + struct pvrdma_cmd_resp_hdr hdr; + __u32 qpn; + __u32 max_send_wr; + __u32 max_recv_wr; + __u32 max_send_sge; + __u32 max_recv_sge; + __u32 max_inline_data; +}; + +struct pvrdma_cmd_modify_qp { + struct pvrdma_cmd_hdr hdr; + __u32 qp_handle; + __u32 attr_mask; + struct pvrdma_qp_attr attrs; +}; + +struct pvrdma_cmd_query_qp { + struct pvrdma_cmd_hdr hdr; + __u32 qp_handle; + __u32 attr_mask; +}; + +struct pvrdma_cmd_query_qp_resp { + struct pvrdma_cmd_resp_hdr hdr; + struct pvrdma_qp_attr attrs; +}; + +struct pvrdma_cmd_destroy_qp { + struct pvrdma_cmd_hdr hdr; + __u32 qp_handle; + __u8 reserved[4]; +}; + +struct pvrdma_cmd_destroy_qp_resp { + struct pvrdma_cmd_resp_hdr hdr; + __u32 events_reported; + __u8 reserved[4]; +}; + +struct pvrdma_cmd_create_bind { + struct pvrdma_cmd_hdr hdr; + __u32 mtu; + __u32 vlan; + __u32 index; + __u8 new_gid[16]; + __u8 gid_type; + __u8 reserved[3]; +}; + +struct pvrdma_cmd_destroy_bind { + struct pvrdma_cmd_hdr hdr; + __u32 index; + __u8 dest_gid[16]; + __u8 reserved[4]; +}; + +union pvrdma_cmd_req { + struct pvrdma_cmd_hdr hdr; + struct pvrdma_cmd_query_port query_port; + struct pvrdma_cmd_query_pkey query_pkey; + struct pvrdma_cmd_create_uc create_uc; + struct pvrdma_cmd_destroy_uc destroy_uc; + struct pvrdma_cmd_create_pd create_pd; + struct pvrdma_cmd_destroy_pd destroy_pd; + struct pvrdma_cmd_create_mr create_mr; + struct pvrdma_cmd_destroy_mr destroy_mr; + struct pvrdma_cmd_create_cq create_cq; + struct pvrdma_cmd_resize_cq resize_cq; + struct pvrdma_cmd_destroy_cq destroy_cq; + struct pvrdma_cmd_create_qp create_qp; + struct pvrdma_cmd_modify_qp modify_qp; + struct pvrdma_cmd_query_qp query_qp; + struct pvrdma_cmd_destroy_qp destroy_qp; + struct pvrdma_cmd_create_bind create_bind; + struct pvrdma_cmd_destroy_bind destroy_bind; +}; + +union pvrdma_cmd_resp { + struct pvrdma_cmd_resp_hdr hdr; + struct pvrdma_cmd_query_port_resp query_port_resp; + struct pvrdma_cmd_query_pkey_resp query_pkey_resp; + struct pvrdma_cmd_create_uc_resp create_uc_resp; + struct pvrdma_cmd_create_pd_resp create_pd_resp; + struct pvrdma_cmd_create_mr_resp create_mr_resp; + struct pvrdma_cmd_create_cq_resp create_cq_resp; + struct pvrdma_cmd_resize_cq_resp resize_cq_resp; + struct pvrdma_cmd_create_qp_resp create_qp_resp; + struct pvrdma_cmd_query_qp_resp query_qp_resp; + struct pvrdma_cmd_destroy_qp_resp destroy_qp_resp; +}; + +#endif /* __PVRDMA_DEV_API_H__ */