@@ -173,7 +173,8 @@ static struct sdhci_of_data sdhci_esdhc = {
SDHCI_QUIRK_NONSTANDARD_CLOCK |
SDHCI_QUIRK_PIO_NEEDS_DELAY |
SDHCI_QUIRK_RESTORE_IRQS_AFTER_RESET |
- SDHCI_QUIRK_NO_CARD_NO_RESET,
+ SDHCI_QUIRK_NO_CARD_NO_RESET |
+ SDHCI_QUIRK_NO_HIGHSPEED_BIT,
.ops = {
.readl = esdhc_readl,
.readw = esdhc_readw,
@@ -1143,10 +1143,12 @@ static void sdhci_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
else
ctrl &= ~SDHCI_CTRL_4BITBUS;
- if (ios->timing == MMC_TIMING_SD_HS)
- ctrl |= SDHCI_CTRL_HISPD;
- else
- ctrl &= ~SDHCI_CTRL_HISPD;
+ if (!(host->quirks | SDHCI_QUIRK_NO_HIGHSPEED_BIT)) {
+ if (ios->timing == MMC_TIMING_SD_HS)
+ ctrl |= SDHCI_CTRL_HISPD;
+ else
+ ctrl &= ~SDHCI_CTRL_HISPD;
+ }
sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
@@ -232,6 +232,8 @@ struct sdhci_host {
#define SDHCI_QUIRK_FORCE_1_BIT_DATA (1<<22)
/* Controller needs 10ms delay between applying power and clock */
#define SDHCI_QUIRK_DELAY_AFTER_POWER (1<<23)
+/* Controller doesn't have highspeed bit in host control reg */
+#define SDHCI_QUIRK_NO_HIGHSPEED_BIT (1<<24)
int irq; /* Device IRQ */
void __iomem * ioaddr; /* Mapped address */
FSL eSDHC controller doesn't have highspeed bit in its host control reg. And the corresponding bit is used to set up the bus width. So add a quirk to avoid set this bit. Tested on a mpc8377 RDB board. Signed-off-by: Kevin Hao <kexin.hao@windriver.com> --- drivers/mmc/host/sdhci-of.c | 3 ++- drivers/mmc/host/sdhci.c | 10 ++++++---- drivers/mmc/host/sdhci.h | 2 ++ 3 files changed, 10 insertions(+), 5 deletions(-)