From patchwork Mon Sep 25 23:22:04 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Osipenko X-Patchwork-Id: 818382 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-tegra-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="kQObRA72"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3y1KtB65Xsz9t3Z for ; Tue, 26 Sep 2017 09:24:34 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S966233AbdIYXYd (ORCPT ); Mon, 25 Sep 2017 19:24:33 -0400 Received: from mail-wr0-f193.google.com ([209.85.128.193]:37966 "EHLO mail-wr0-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S966204AbdIYXYa (ORCPT ); Mon, 25 Sep 2017 19:24:30 -0400 Received: by mail-wr0-f193.google.com with SMTP id p37so918690wrb.5; Mon, 25 Sep 2017 16:24:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=T3IF95/fZUClOa3SGdrXIvPXPM4NHz+eLTTW8p94rzE=; b=kQObRA72Il15LsyCu2qWmZjsjkY1INF0F+R7uGEHy6kMDcAWLcQBbu9rVejIRNu8R0 EjgvpDQD05PmJLixALBL4fPe7r91ywRb2kznFuRgX+SvT7hez9xm1dvAUurMusd8neP3 Hl/vZ5q/4cjGaMR7F51KlOZBvXwIiEX7xO78gjKvtNQ8irBMEAdIguKWEhChJwakAylj upPBNIwmQ1tv1LQc0phGAKFylR1eGEATsaYNw0yzh2BAkqhOAvjHyVLnF0t2uJ8XZXIx 3l4QKXfbuGqMsIZBk4QeFN/cyJYTm+mg+qx0yCXcwnoEtAM3TfiCiasXlPeo8itQDV1s fm2Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=T3IF95/fZUClOa3SGdrXIvPXPM4NHz+eLTTW8p94rzE=; b=sJeoUyC5UZ6A8EUIShof4MzwTFhqVxe1Deyl/eABWpTm+dy3+2QQPvziUak83Gz57K 0DglXUvjKn/YVGGhTgZGY0Y8HKPFmabZESPix/WJys9eeC5KeXq00doS+dtIp2jpd8ht MRlv6eBK1+BCk6ufzYgZbxzdtc3DnXMztthyyYCuTWyxrCIFySj67Vf0mrcGBMd8wQIK jUT0XgKNMA7MRGbQ8geYDghACk6qnYdSWEmswM1O1vp0uBtf/w4dyv2xSUGcfUvuz7z/ N213bBm7vPeJ0fbY5htqHJ/KWXh01biUyvMZ7ryRyo45WRtIz2W/xUD/nCZzbDAVtVUo tDqg== X-Gm-Message-State: AHPjjUg9tRoghpsbJtNT6fQZB5VJaOTaJ/JNNOtf0P+bjoXvmBOMliwV qvESSdEerbMnad5lVRomDWY= X-Google-Smtp-Source: AOwi7QDMbdX9EgmQK8JBEAhVTZl1u4clQsotJKIiC0Qf9QVZeFQ0ISofoP9MCKoCrGpF866TR9o2IA== X-Received: by 10.25.27.7 with SMTP id b7mr2389609lfb.94.1506381868136; Mon, 25 Sep 2017 16:24:28 -0700 (PDT) Received: from localhost.localdomain (ppp109-252-90-109.pppoe.spdop.ru. [109.252.90.109]) by smtp.gmail.com with ESMTPSA id a139sm1161965lfa.39.2017.09.25.16.24.26 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 25 Sep 2017 16:24:27 -0700 (PDT) From: Dmitry Osipenko To: Thierry Reding , Jonathan Hunter , Laxman Dewangan , Peter De Schrijver , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Rob Herring , Vinod Koul Cc: linux-tegra@vger.kernel.org, devicetree@vger.kernel.org, dmaengine@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 3/5] dt-bindings: Add DT bindings for NVIDIA Tegra AHB DMA controller Date: Tue, 26 Sep 2017 02:22:04 +0300 Message-Id: <604d92036e0936443290e68a2226f935fb348113.1506380746.git.digetx@gmail.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: References: In-Reply-To: References: Sender: linux-tegra-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-tegra@vger.kernel.org Document DT bindings for NVIDIA Tegra AHB DMA controller that presents on Tegra20/30 SoC's. Signed-off-by: Dmitry Osipenko --- .../bindings/dma/nvidia,tegra20-ahbdma.txt | 23 ++++++++++++++++++++++ 1 file changed, 23 insertions(+) create mode 100644 Documentation/devicetree/bindings/dma/nvidia,tegra20-ahbdma.txt diff --git a/Documentation/devicetree/bindings/dma/nvidia,tegra20-ahbdma.txt b/Documentation/devicetree/bindings/dma/nvidia,tegra20-ahbdma.txt new file mode 100644 index 000000000000..2af9aa76ae11 --- /dev/null +++ b/Documentation/devicetree/bindings/dma/nvidia,tegra20-ahbdma.txt @@ -0,0 +1,23 @@ +* NVIDIA Tegra AHB DMA controller + +Required properties: +- compatible: Must be "nvidia,tegra20-ahbdma" +- reg: Should contain registers base address and length. +- interrupts: Should contain one entry, DMA controller interrupt. +- clocks: Should contain one entry, DMA controller clock. +- resets : Should contain one entry, DMA controller reset. +- #dma-cells: Should be <1>. The cell represents DMA request select value + for the peripheral. For more details consult the Tegra TRM's + documentation, in particular AHB DMA channel control register + REQ_SEL field. + +Example: + +ahbdma: ahbdma@60008000 { + compatible = "nvidia,tegra20-ahbdma"; + reg = <0x60008000 0x2000>; + interrupts = ; + clocks = <&tegra_car TEGRA20_CLK_AHBDMA>; + resets = <&tegra_car 33>; + #dma-cells = <1>; +};