| Message ID | 1546509899-5071-9-git-send-email-nkristam@nvidia.com |
|---|---|
| State | Changes Requested |
| Headers | show
Return-Path: <linux-tegra-owner@vger.kernel.org> X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-tegra-owner@vger.kernel.org; receiver=<UNKNOWN>) Authentication-Results: ozlabs.org; dmarc=pass (p=none dis=none) header.from=nvidia.com Authentication-Results: ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=nvidia.com header.i=@nvidia.com header.b="pD6VmTF9"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 43Vk8W5nwGz9s9G for <incoming@patchwork.ozlabs.org>; Thu, 3 Jan 2019 21:06:19 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730677AbfACKGT (ORCPT <rfc822;incoming@patchwork.ozlabs.org>); Thu, 3 Jan 2019 05:06:19 -0500 Received: from hqemgate16.nvidia.com ([216.228.121.65]:19872 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730697AbfACKGS (ORCPT <rfc822; linux-tegra@vger.kernel.org>); Thu, 3 Jan 2019 05:06:18 -0500 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id <B5c2dde850000>; Thu, 03 Jan 2019 02:05:57 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 03 Jan 2019 02:06:17 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 03 Jan 2019 02:06:17 -0800 Received: from HQMAIL110.nvidia.com (172.18.146.15) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 3 Jan 2019 10:06:17 +0000 Received: from HQMAIL101.nvidia.com (172.20.187.10) by hqmail110.nvidia.com (172.18.146.15) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 3 Jan 2019 10:06:16 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend Transport; Thu, 3 Jan 2019 10:06:16 +0000 Received: from nkristam-ubuntu.nvidia.com (Not Verified[10.19.65.96]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7, 5, 8, 10121) id <B5c2dde960001>; Thu, 03 Jan 2019 02:06:16 -0800 From: Nagarjuna Kristam <nkristam@nvidia.com> To: <balbi@kernel.org>, <gregkh@linuxfoundation.org>, <thierry.reding@gmail.com>, <jonathanh@nvidia.com> CC: <linux-tegra@vger.kernel.org>, <linux-usb@vger.kernel.org>, "Nagarjuna Kristam" <nkristam@nvidia.com> Subject: [PATCH 8/8] arm64: defconfig: Enable tegra XUDC driver Date: Thu, 3 Jan 2019 15:34:59 +0530 Message-ID: <1546509899-5071-9-git-send-email-nkristam@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1546509899-5071-1-git-send-email-nkristam@nvidia.com> References: <1546509899-5071-1-git-send-email-nkristam@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1546509957; bh=GOh1M2szM0qDGYkETTITbCZZspsmcbvHj73ftlO8I+A=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=pD6VmTF9dbzxnKx9II3CPqAb23OH9mRa8o+N5YUMVjHwenIH+VkPiwDwTAI2WI4Np xeof26F8/MKgf5T7iVMD4uqw6YhsQOF4673g+PKJHWCVjW0zvQgX6b7xuUb59hGcXx coYfFwntIIMAJnW3i70DwiV1RXcTM5XYkhCzlg2nshpYfQ1D99a0GFqu+8mSjgbW0H OSJvjJg3yyys+hYqxUqHDcbtqU5DZHlEspoNR/7tlNfMbSfMqN0qgRjNbgYxh4fTrE +U9DNCpVDvgP4k/N9Rdxfbf3dPNzgI7Bqjl8PQ+tAmB2hF4QRjGBlI70ZOb5iUwHwr s+stHz2fF1MVA== Sender: linux-tegra-owner@vger.kernel.org Precedence: bulk List-ID: <linux-tegra.vger.kernel.org> X-Mailing-List: linux-tegra@vger.kernel.org |
| Series |
Tegra XUSB gadget driver support
|
expand
|
diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index b3d8209..9782571 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -518,6 +518,7 @@ CONFIG_USB_ULPI=y CONFIG_USB_GADGET=y CONFIG_USB_RENESAS_USBHS_UDC=m CONFIG_USB_RENESAS_USB3=m +CONFIG_USB_TEGRA_XUDC=y CONFIG_USB_ULPI_BUS=y CONFIG_MMC=y CONFIG_MMC_BLOCK_MINORS=32
Enable support for Nvidia XUSB device mode controller driver Signed-off-by: Nagarjuna Kristam <nkristam@nvidia.com> --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+)