Message ID | 1438805558-461-1-git-send-email-swarren@wwwdotorg.org |
---|---|
State | Accepted, archived |
Headers | show |
On 08/05/2015 02:12 PM, Stephen Warren wrote: > From: Stephen Warren <swarren@nvidia.com> > > This is the SPL base (which is essentially constant), not the base of > the main CCPLEX binary (which varies according to the size needs of the > SPL image). I've applied this. -- To unsubscribe from this list: send the line "unsubscribe linux-tegra" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
diff --git a/tegra-uboot-flasher b/tegra-uboot-flasher index d80aa0d48673..4809665d4a6a 100755 --- a/tegra-uboot-flasher +++ b/tegra-uboot-flasher @@ -87,7 +87,7 @@ gen_flashcmds = { } def get_loadaddr(): - # 0x00108000 is CONFIG_SYS_TEXT_BASE in U-Boot, minus RAM base + # 0x00108000 is CONFIG_SPL_TEXT_BASE in U-Boot, minus RAM base return soc['ram-base'] + 0x00108000 def gen_tegrarcm_cmd(bootloader, loadaddr):