From patchwork Thu Jan 2 09:57:04 2014
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
X-Patchwork-Submitter: Xiubo Li
X-Patchwork-Id: 306099
Return-Path:
X-Original-To: incoming@patchwork.ozlabs.org
Delivered-To: patchwork-incoming@bilbo.ozlabs.org
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
by ozlabs.org (Postfix) with ESMTP id 7839E2C00A3
for ;
Thu, 2 Jan 2014 21:54:12 +1100 (EST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
id S1751580AbaABKxw (ORCPT );
Thu, 2 Jan 2014 05:53:52 -0500
Received: from [207.46.163.25] ([207.46.163.25]:25283 "EHLO
co9outboundpool.messaging.microsoft.com"
rhost-flags-FAIL-FAIL-OK-FAIL)
by vger.kernel.org with ESMTP id S1751519AbaABKxh (ORCPT
); Thu, 2 Jan 2014 05:53:37 -0500
Received: from mail51-co9-R.bigfish.com (10.236.132.227) by
CO9EHSOBE012.bigfish.com (10.236.130.75) with Microsoft SMTP Server
id 14.1.225.22; Thu, 2 Jan 2014 10:52:06 +0000
Received: from mail51-co9 (localhost [127.0.0.1]) by mail51-co9-R.bigfish.com
(Postfix) with ESMTP id 5D36F4C010E;
Thu, 2 Jan 2014 10:52:06 +0000 (UTC)
X-Forefront-Antispam-Report: CIP:70.37.183.190; KIP:(null); UIP:(null);
IPV:NLI; H:mail.freescale.net; RD:none; EFVD:NLI
X-SpamScore: 0
X-BigFish:
VS0(zzzz1f42h2148h208ch1ee6h1de0h1fdah2073h2146h1202h1e76h2189h1d1ah1d2ah1fc6hzz1de098h8275bh8275dh1de097hz2dh2a8h839he5bhf0ah1288h12a5h12a9h12bdh12e5h137ah139eh13b6h1441h1504h1537h162dh1631h1758h1898h18e1h1946h19b5h1ad9h1b0ah1b2fh2222h224fh1fb3h1d0ch1d2eh1d3fh1dfeh1dffh1e23h1fe8h1ff5h2218h2216h226dh22d0h2327h2336h1155h)
Received: from mail51-co9 (localhost.localdomain [127.0.0.1]) by mail51-co9
(MessageSwitch) id 1388659923397437_22367;
Thu, 2 Jan 2014 10:52:03 +0000 (UTC)
Received: from CO9EHSMHS012.bigfish.com (unknown [10.236.132.254]) by
mail51-co9.bigfish.com (Postfix) with ESMTP id 50E88C0004A;
Thu, 2 Jan 2014 10:52:03 +0000 (UTC)
Received: from mail.freescale.net (70.37.183.190) by CO9EHSMHS012.bigfish.com
(10.236.130.22) with Microsoft SMTP Server (TLS) id 14.16.227.3;
Thu, 2 Jan 2014 10:52:03 +0000
Received: from tx30smr01.am.freescale.net (10.81.153.31) by
039-SN1MMR1-004.039d.mgd.msft.net (10.84.1.14) with Microsoft SMTP
Server (TLS) id 14.3.158.2; Thu, 2 Jan 2014 10:52:02 +0000
Received: from rock.am.freescale.net (rock.ap.freescale.net [10.193.20.106])
by tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id
s02ApfV1019354; Thu, 2 Jan 2014 03:51:59 -0700
From: Xiubo Li
To: , ,
CC: ,
, ,
Xiubo Li
Subject: [PATCHv8 4/4] Documentation: Add device tree bindings for Freescale
FTM PWM.
Date: Thu, 2 Jan 2014 17:57:04 +0800
Message-ID: <1388656624-26570-5-git-send-email-Li.Xiubo@freescale.com>
X-Mailer: git-send-email 1.8.0
In-Reply-To: <1388656624-26570-1-git-send-email-Li.Xiubo@freescale.com>
References: <1388656624-26570-1-git-send-email-Li.Xiubo@freescale.com>
MIME-Version: 1.0
X-OriginatorOrg: freescale.com
X-FOPE-CONNECTOR: Id%0$Dn%*$RO%0$TLS%0$FQDN%$TlsDn%
X-FOPE-CONNECTOR:
Id%0$Dn%FREESCALE.MAIL.ONMICROSOFT.COM$RO%1$TLS%0$FQDN%$TlsDn%
Sender: linux-pwm-owner@vger.kernel.org
Precedence: bulk
List-ID:
X-Mailing-List: linux-pwm@vger.kernel.org
This adds the binding documentation for Freescale FlexTimer Module
(FTM) PWM driver under Documentation/devicetree/bindings/pwm/.
Signed-off-by: Xiubo Li
Reviewed-by: Sascha Hauer
Acked-by: Kumar Gala
---
.../devicetree/bindings/pwm/pwm-fsl-ftm.txt | 38 ++++++++++++++++++++++
1 file changed, 38 insertions(+)
create mode 100644 Documentation/devicetree/bindings/pwm/pwm-fsl-ftm.txt
diff --git a/Documentation/devicetree/bindings/pwm/pwm-fsl-ftm.txt b/Documentation/devicetree/bindings/pwm/pwm-fsl-ftm.txt
new file mode 100644
index 0000000..6ae6377
--- /dev/null
+++ b/Documentation/devicetree/bindings/pwm/pwm-fsl-ftm.txt
@@ -0,0 +1,38 @@
+Freescale FlexTimer Module (FTM) PWM controller
+
+Required properties:
+- compatible: Should be "fsl,vf610-ftm-pwm".
+- reg: Physical base address and length of the controller's registers
+- #pwm-cells: Should be 3. See pwm.txt in this directory for a description of
+ the cells format.
+- clock-names : Should include the following module clock source entries:
+ "ftm_sys" (module clock, also can be used as counter clock),
+ "ftm_ext" (external counter clock),
+ "ftm_fix" (fixed counter clock),
+ "ftm_cnt_clk_en" (external and fixed counter clock enable/disable).
+- clocks : Must contain a clock specifier for each entry in clock-names,
+ See clock/clock-bindings.txt for details of the property values.
+- pinctrl-names: Must contain a "default" entry.
+- pinctrl-NNN: One property must exist for each entry in pinctrl-names.
+ See pinctrl/pinctrl-bindings.txt for details of the property values.
+- big-endian: If this property is absent, the little endian mode will be in
+ use as default, or the big endian mode will be in use for all the device
+ registers.
+
+
+Example:
+
+pwm0: pwm@40038000 {
+ compatible = "fsl,vf610-ftm-pwm";
+ reg = <0x40038000 0x1000>;
+ #pwm-cells = <3>;
+ clock-names = "ftm_sys", "ftm_ext",
+ "ftm_fix", "ftm_cnt_clk_en";
+ clocks = <&clks VF610_CLK_FTM0>,
+ <&clks VF610_CLK_FTM0_EXT_SEL>,
+ <&clks VF610_CLK_FTM0_FIX_SEL>,
+ <&clks VF610_CLK_FTM0_EXT_FIX_EN>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pwm0_1>;
+ big-endian;
+};