Message ID | 20210804204201.1282-1-ameynarkhede03@gmail.com |
---|---|
Headers | show
Return-Path: <linux-pci-owner@vger.kernel.org> X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=23.128.96.18; helo=vger.kernel.org; envelope-from=linux-pci-owner@vger.kernel.org; receiver=<UNKNOWN>) Authentication-Results: ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20161025 header.b=tDHQF1py; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by ozlabs.org (Postfix) with ESMTP id 4Gg3ZY4xQhz9sRK for <incoming@patchwork.ozlabs.org>; Thu, 5 Aug 2021 06:42:13 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240912AbhHDUmY (ORCPT <rfc822;incoming@patchwork.ozlabs.org>); Wed, 4 Aug 2021 16:42:24 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55890 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234610AbhHDUmY (ORCPT <rfc822;linux-pci@vger.kernel.org>); Wed, 4 Aug 2021 16:42:24 -0400 Received: from mail-pj1-x1036.google.com (mail-pj1-x1036.google.com [IPv6:2607:f8b0:4864:20::1036]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 66D82C0613D5; Wed, 4 Aug 2021 13:42:11 -0700 (PDT) Received: by mail-pj1-x1036.google.com with SMTP id u13-20020a17090abb0db0290177e1d9b3f7so10593531pjr.1; Wed, 04 Aug 2021 13:42:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=SiD/L0lu+hcEKWOYRA63lkvA8XbHt7tjVZPN9FSwbpw=; b=tDHQF1py940hXrJt98b6qcDaepKqM+Dn3ii1WC+esPsw9bLyNx1md66Dfk9nI9XYm8 wsP2IwT9xmIVAeLIbs+oA8vrwYTPk2hpZ7CKt/qTfsKl+w6uDdQzzyDEh/d9Heq3zuTP 0TMT6o4kZldYBI1ryS/2Xa0fro2M8I4LYdB7t8cJH8cEDm6Hijy5EzCIz80XSu+Dm8N5 rIeljMaSWSUN6n0nt1N1HbfewQ26jvU2xJpsp+f5a5/hB88Vb87do+IrmgB3LegYK+TE JcAgGTztJus4DC6Itqg7zqpyV3dmLW59gDsEisWq2lZavSPvNTu88V+43ZoMufnwgZQ0 CNsw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=SiD/L0lu+hcEKWOYRA63lkvA8XbHt7tjVZPN9FSwbpw=; b=Gv7H47cy2njJI0xM0bn49J0XHp1WwjMayg25KlqK7iZd8eFQQkBHz8YIHt5s0lsxmD cA5Ce35ByU+tM3xXJuC2bDR/UsM0qPi2iL7aoWdYBudWAjasRuaUsJA7jWrQne3MCLKr NIh3QNhs5/Qnkkm4eyKSTKje+Zaw7r4SDiKMcTyRu+TunPL4hKQ491DRSwK0MeBCOy4i xdx+L9QFiEiCJ+VXDbtMMHoYFc0iKCAgOKe7XE2dWBPrxOat/ssDca1XEg68aL7uy/cs iM/iyxooupQqXzMqopX0GkekhnUvyfdzMJsvK2fRkqP5+iJm6A9kkNTg46MCuDbif9oY mZWg== X-Gm-Message-State: AOAM533OrOv0hB1sIjuY7vgR+d54XSO7R59+A3PSwP/wgYKJOPIR6Oy2 o1uyg/h3foBdKxDws8UZ0xo= X-Google-Smtp-Source: ABdhPJyLDLss7DbRlhBwymYDJ2LHbsdlJX3UO7RX2+I2yrZxZ6MhALtezlZ6m3P81fZZBmmQwbX2+g== X-Received: by 2002:a65:6107:: with SMTP id z7mr914998pgu.43.1628109730840; Wed, 04 Aug 2021 13:42:10 -0700 (PDT) Received: from localhost.localdomain ([139.5.31.161]) by smtp.googlemail.com with ESMTPSA id w2sm7064922pjt.14.2021.08.04.13.42.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Aug 2021 13:42:10 -0700 (PDT) From: Amey Narkhede <ameynarkhede03@gmail.com> To: Bjorn Helgaas <bhelgaas@google.com> Cc: alex.williamson@redhat.com, Raphael Norwitz <raphael.norwitz@nutanix.com>, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, kw@linux.com, Shanker Donthineni <sdonthineni@nvidia.com>, Sinan Kaya <okaya@kernel.org>, Len Brown <lenb@kernel.org>, "Rafael J . Wysocki" <rjw@rjwysocki.net>, Amey Narkhede <ameynarkhede03@gmail.com> Subject: [PATCH v14 0/9] PCI: Expose and manage PCI device reset Date: Thu, 5 Aug 2021 02:11:52 +0530 Message-Id: <20210804204201.1282-1-ameynarkhede03@gmail.com> X-Mailer: git-send-email 2.32.0 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: <linux-pci.vger.kernel.org> X-Mailing-List: linux-pci@vger.kernel.org |
Series |
PCI: Expose and manage PCI device reset
|
expand
|