From patchwork Fri Oct 21 14:40:34 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Neil Armstrong X-Patchwork-Id: 685148 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3t0pL12Qqnz9t1T for ; Sat, 22 Oct 2016 01:42:17 +1100 (AEDT) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=baylibre-com.20150623.gappssmtp.com header.i=@baylibre-com.20150623.gappssmtp.com header.b=ChZ7TUor; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933774AbcJUOl6 (ORCPT ); Fri, 21 Oct 2016 10:41:58 -0400 Received: from mail-qt0-f182.google.com ([209.85.216.182]:34152 "EHLO mail-qt0-f182.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S934615AbcJUOlE (ORCPT ); Fri, 21 Oct 2016 10:41:04 -0400 Received: by mail-qt0-f182.google.com with SMTP id q7so89795338qtq.1 for ; Fri, 21 Oct 2016 07:40:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=gV6hVUzTBYasHlsRFU+RSdJMmvB+IxWFUj8pabmdY7Q=; b=ChZ7TUor0UTcao7NhTmkeB8DohktVOz8qYxAHWeH3F9VVzdWkj+fw5SR4c1jiCjKy4 A2CyeViCsVEDq+PlHzswWBQmsOc1gUXz715JYgx128xF7o7fDb5Pbzwi9WfFZDkIZMXa vZQBdGKJtuHRwqTKLYmTBCLPT/mqWoho5yqLfBfKs7EqO+NSQn1y1/UJOkZJ/5oUhKvx 1AyqgZR7IfRYwyhFa38kn1h0A3EhYxSxAyKaQ/UMXfqqfMq9f3OxFuFBMgbR+EX/mNr1 h8LPi3FIVeU+LG+D/jITQYLfokqm095ALR3Ltmq+B3QqRsWsJbPy0GKIxb6kBYhCm9XF puGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=gV6hVUzTBYasHlsRFU+RSdJMmvB+IxWFUj8pabmdY7Q=; b=MQbj12W/vfYo+ZKqfSRSMXZxJ3Ir10eQ8Jxuey1xrJr2ZIDyP6uif6nRmOC+1AOg7O Nbj44yT25M0AA5TnuKDeg+/l15ROgh6cJnKMVu6wCdml+nxj08Y/uA9pIX1t0RSA8ic0 pJwiQARZEYd+f4PG4r0SSVQ2fwlLstnIdO8UHn8GP1DLUEisOLPkfCzCllcAC4BwM90Y PKMJnNR7GB8HkUtthgBBNxYwS+w5at1NTQ4VTCvqvy3hdOwH79cLwkcIp14Zd1JWDTAI Q8srTZhZnPmwhKP2mlRI18tlWVsDdSaTfIf4WnLTDn5laiYfJAcwQ/eMf5tpSfYUmRxS Du5A== X-Gm-Message-State: AA6/9RlpZYfqLCZ4EF9OKU/n29bNFEDB1Ibewh4XqYvieKyOWiVv3YLoVrmiwZpGe2Gc1aqL X-Received: by 10.28.125.150 with SMTP id y144mr10570717wmc.77.1477060858148; Fri, 21 Oct 2016 07:40:58 -0700 (PDT) Received: from localhost.localdomain (LFbn-1-1885-126.w90-73.abo.wanadoo.fr. [90.73.182.126]) by smtp.gmail.com with ESMTPSA id jt8sm3223281wjc.33.2016.10.21.07.40.57 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 21 Oct 2016 07:40:57 -0700 (PDT) From: Neil Armstrong To: khilman@baylibre.com, carlo@caione.org, linus.walleij@linaro.org Cc: Neil Armstrong , linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org, netdev@vger.kernel.org Subject: [RFC PATCH 09/13] net: phy: Add Meson GXL Internal PHY driver Date: Fri, 21 Oct 2016 16:40:34 +0200 Message-Id: <1477060838-14164-10-git-send-email-narmstrong@baylibre.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1477060838-14164-1-git-send-email-narmstrong@baylibre.com> References: <1477060838-14164-1-git-send-email-narmstrong@baylibre.com> Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Add driver for the Internal RMII PHY found in the Amlogic Meson GXL SoCs. This PHY seems to only implement some standard registers and need some workarounds to provide autoneg values from vendor registers. Some magic values are currently used to configure the PHY, and this a temporary setup until clarification about these registers names and registers fields are provided by Amlogic. Signed-off-by: Neil Armstrong --- drivers/net/phy/Kconfig | 5 ++ drivers/net/phy/Makefile | 1 + drivers/net/phy/meson-gxl.c | 175 ++++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 181 insertions(+) create mode 100644 drivers/net/phy/meson-gxl.c diff --git a/drivers/net/phy/Kconfig b/drivers/net/phy/Kconfig index 2651c8d..09342b6 100644 --- a/drivers/net/phy/Kconfig +++ b/drivers/net/phy/Kconfig @@ -226,6 +226,11 @@ config DP83867_PHY ---help--- Currently supports the DP83867 PHY. +config MESON_GXL_PHY + tristate "Amlogic Meson GXL Internal PHY" + ---help--- + Currently has a driver for the Amlogic Meson GXL Internal PHY + config FIXED_PHY tristate "MDIO Bus/PHY emulation with fixed speed/link PHYs" depends on PHYLIB diff --git a/drivers/net/phy/Makefile b/drivers/net/phy/Makefile index e58667d..1511b3e 100644 --- a/drivers/net/phy/Makefile +++ b/drivers/net/phy/Makefile @@ -44,6 +44,7 @@ obj-$(CONFIG_MARVELL_PHY) += marvell.o obj-$(CONFIG_MICREL_KS8995MA) += spi_ks8995.o obj-$(CONFIG_MICREL_PHY) += micrel.o obj-$(CONFIG_MICROCHIP_PHY) += microchip.o +obj-$(CONFIG_MESON_GXL_PHY) += meson-gxl.o obj-$(CONFIG_MICROSEMI_PHY) += mscc.o obj-$(CONFIG_NATIONAL_PHY) += national.o obj-$(CONFIG_QSEMI_PHY) += qsemi.o diff --git a/drivers/net/phy/meson-gxl.c b/drivers/net/phy/meson-gxl.c new file mode 100644 index 0000000..4de3404 --- /dev/null +++ b/drivers/net/phy/meson-gxl.c @@ -0,0 +1,175 @@ +/* + * Amlogic Meson GXL Internal PHY Driver + * + * Copyright (C) 2015 Amlogic, Inc. All rights reserved. + * Copyright (C) 2016 BayLibre, SAS. All rights reserved. + * Author: Neil Armstrong + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + */ +#include +#include +#include +#include +#include +#include + +#define GXL_REG_ANEG 0x1f + +#define REG_ANEG_FDUPLEX 0x10 +#define REG_ANEG_SPEED10 0x4 +#define REG_ANEG_SPEED100 0x8 +#define REG_ANEG_SPEED_MASK 0xc + +static void meson_gxl_phy_config(struct phy_device *phydev) +{ + /* Enable Analog and DSP register Bank access by */ + phy_write(phydev, 0x14, 0x0000); + phy_write(phydev, 0x14, 0x0400); + phy_write(phydev, 0x14, 0x0000); + phy_write(phydev, 0x14, 0x0400); + + /* Write Analog register 23 */ + phy_write(phydev, 0x17, 0x8E0D); + phy_write(phydev, 0x14, 0x4417); + + /* Enable fractional PLL */ + phy_write(phydev, 0x17, 0x0005); + phy_write(phydev, 0x14, 0x5C1B); + + /* Program fraction FR_PLL_DIV1 */ + phy_write(phydev, 0x17, 0x029A); + phy_write(phydev, 0x14, 0x5C1D); + + /* Program fraction FR_PLL_DIV1 */ + phy_write(phydev, 0x17, 0xAAAA); + phy_write(phydev, 0x14, 0x5C1C); +} + +static int meson_gxl_config_init(struct phy_device *phydev) +{ + int val; + u32 features; + + meson_gxl_phy_config(phydev); + + features = SUPPORTED_MII; + + /* Do we support autonegotiation? */ + val = phy_read(phydev, MII_BMSR); + if (val < 0) + return val; + + if (val & BMSR_ANEGCAPABLE) + features |= SUPPORTED_Autoneg; + if (val & BMSR_100FULL) + features |= SUPPORTED_100baseT_Full; + if (val & BMSR_100HALF) + features |= SUPPORTED_100baseT_Half; + if (val & BMSR_10FULL) + features |= SUPPORTED_10baseT_Full; + if (val & BMSR_10HALF) + features |= SUPPORTED_10baseT_Half; + + phydev->supported = features; + phydev->advertising = features; + + return 0; +} + +static int meson_gxl_phy_read_status(struct phy_device *phydev) +{ + int err; + + /* Update the link, but return if there was an error */ + err = genphy_update_link(phydev); + if (err) + return err; + + phydev->lp_advertising = 0; + phydev->pause = 0; + phydev->asym_pause = 0; + + if (phydev->autoneg == AUTONEG_ENABLE) { + unsigned int speed; + int reg = phy_read(phydev, GXL_REG_ANEG); + + if (reg < 0) + return reg; + + speed = reg & REG_ANEG_SPEED_MASK; + + if (reg & REG_ANEG_FDUPLEX) + phydev->duplex = DUPLEX_FULL; + else + phydev->duplex = DUPLEX_HALF; + + if ((reg & REG_ANEG_SPEED_MASK) == REG_ANEG_SPEED10) + phydev->speed = SPEED_10; + else if ((reg & REG_ANEG_SPEED_MASK) == REG_ANEG_SPEED100) + phydev->speed = SPEED_100; + } else { + int bmcr = phy_read(phydev, MII_BMCR); + + if (bmcr < 0) + return bmcr; + + if (bmcr & BMCR_FULLDPLX) + phydev->duplex = DUPLEX_FULL; + else + phydev->duplex = DUPLEX_HALF; + + if (bmcr & BMCR_SPEED1000) + phydev->speed = SPEED_1000; + else if (bmcr & BMCR_SPEED100) + phydev->speed = SPEED_100; + else + phydev->speed = SPEED_10; + } + + return 0; +} + +static struct phy_driver meson_gxl_phy = { + .phy_id = 0x01814400, + .name = "Meson GXL Internal PHY", + .phy_id_mask = 0x0fffffff, + .features = 0, + .config_init = meson_gxl_config_init, + .config_aneg = genphy_config_aneg, + .read_status = meson_gxl_phy_read_status, +}; + +static int __init meson_gxl_init(void) +{ + return phy_driver_register(&meson_gxl_phy, THIS_MODULE); +} + +static void __exit meson_gxl_exit(void) +{ + phy_driver_unregister(&meson_gxl_phy); +} + +static struct mdio_device_id __maybe_unused meson_gxl_tbl[] = { + { 0x01814400, 0x0fffffff }, + { } +}; + +MODULE_DEVICE_TABLE(mdio, meson_gxl_tbl); + +module_init(meson_gxl_init); +module_exit(meson_gxl_exit); + +MODULE_DESCRIPTION("Amlogic Meson GXL Internal PHY driver"); +MODULE_AUTHOR("Baoqi wang"); +MODULE_AUTHOR("Neil Armstrong "); +MODULE_LICENSE("GPL");