From patchwork Fri Sep 9 08:28:55 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 667930 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3sVr4m4XZ7z9ryv for ; Fri, 9 Sep 2016 18:30:48 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=baylibre-com.20150623.gappssmtp.com header.i=@baylibre-com.20150623.gappssmtp.com header.b=LtHiWkj4; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752684AbcIII31 (ORCPT ); Fri, 9 Sep 2016 04:29:27 -0400 Received: from mail-wm0-f53.google.com ([74.125.82.53]:36492 "EHLO mail-wm0-f53.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751701AbcIII3W (ORCPT ); Fri, 9 Sep 2016 04:29:22 -0400 Received: by mail-wm0-f53.google.com with SMTP id b187so18280165wme.1 for ; Fri, 09 Sep 2016 01:29:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=vrMa9URmQF9Tpn50PpAkt1rWNpAV5NArYjnov6F26Fw=; b=LtHiWkj4x7X06xiPvbEBrW/Th9/fRKKoF+CX8zxpTXSZ0SFTOIyZTsatSjNra0Ey/0 VgTiygmnu//mX22GCNLshzC2vBj1EkPKzQBfQlIYtOeL8N5YoyYqSETpbDb4KZF2a2ax WsiuyyxDQ4otoMJ3QapGj+zNXLrHcuQGV2ME/PRBTbLoQ40eGVtE7hM0SKiUBflyL6+7 AnSAlNsNqFxTmKayC/jUxjjLjdRw+P56q88YaPjdcsTdS7JjEASSqZk7kobUgUf28Iyi d4+VvnwiI2OPxGCzM1QnpgtzXoiSYfOmkPHSn3J+S5Gg2ZyRI6W97pj1OgxIMyaDWSbl +97A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=vrMa9URmQF9Tpn50PpAkt1rWNpAV5NArYjnov6F26Fw=; b=Dp+xKA2XSHVe6C83jAUxfEsR/9yGdKAkX8RLZ3bivjAIXUUQqFrzzzt6ITRkXpBt8F fAH4ItNszt00gW4b7gfrLKlzTb6ZiC1b2zTO/9S/kwLqwEamCJDqLywUCSQzpfg75wU1 mOeEkIoCXZZV+Ue+jjxXN3d9aO4jBFoM3pGyRp+MbfuVtvHSVpQLaI3tmGyyzDIskiF4 KiGfpRelLXwXEcLB9ptDRN2xpbv/W67o3uyg8nwV5DPHVMimR/sDv9301Pu0s0gr1oe0 3rM91yW8KHdEW2yT8rX0OnUGH1IQYDFInBTVFFfzVSOD6jTB2O7+uHlNBTdmjGON4Xyh OhXw== X-Gm-Message-State: AE9vXwMjN4KUlLGM6BqFzv7HM+jQACk5lIUbghBWtgonw6GvJ2l4QVhQau++LSdTykDUgwZU X-Received: by 10.194.140.167 with SMTP id rh7mr1777819wjb.11.1473409760870; Fri, 09 Sep 2016 01:29:20 -0700 (PDT) Received: from mogwai.baylibre.com ([90.63.244.31]) by smtp.googlemail.com with ESMTPSA id r4sm2147809wme.21.2016.09.09.01.29.20 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 09 Sep 2016 01:29:20 -0700 (PDT) From: Jerome Brunet To: Linus Walleij , Kevin Hilman , Carlo Caione Cc: Jerome Brunet , linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org Subject: [PATCH v2 1/4] pinctrl: amlogic: gxbb: add spi nor pins Date: Fri, 9 Sep 2016 10:28:55 +0200 Message-Id: <1473409738-27175-2-git-send-email-jbrunet@baylibre.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1473409738-27175-1-git-send-email-jbrunet@baylibre.com> References: <1473409738-27175-1-git-send-email-jbrunet@baylibre.com> Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Add EE domains pins for the SPI flash controller Signed-off-by: Jerome Brunet Acked-by: Kevin Hilman --- drivers/pinctrl/meson/pinctrl-meson-gxbb.c | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/drivers/pinctrl/meson/pinctrl-meson-gxbb.c b/drivers/pinctrl/meson/pinctrl-meson-gxbb.c index cb4d6ad30530..f74dbd5d350b 100644 --- a/drivers/pinctrl/meson/pinctrl-meson-gxbb.c +++ b/drivers/pinctrl/meson/pinctrl-meson-gxbb.c @@ -156,6 +156,11 @@ static const unsigned int emmc_clk_pins[] = { PIN(BOOT_8, EE_OFF) }; static const unsigned int emmc_cmd_pins[] = { PIN(BOOT_10, EE_OFF) }; static const unsigned int emmc_ds_pins[] = { PIN(BOOT_15, EE_OFF) }; +static const unsigned int nor_d_pins[] = { PIN(BOOT_11, EE_OFF) }; +static const unsigned int nor_q_pins[] = { PIN(BOOT_12, EE_OFF) }; +static const unsigned int nor_c_pins[] = { PIN(BOOT_13, EE_OFF) }; +static const unsigned int nor_cs_pins[] = { PIN(BOOT_15, EE_OFF) }; + static const unsigned int sdcard_d0_pins[] = { PIN(CARD_1, EE_OFF) }; static const unsigned int sdcard_d1_pins[] = { PIN(CARD_0, EE_OFF) }; static const unsigned int sdcard_d2_pins[] = { PIN(CARD_5, EE_OFF) }; @@ -393,6 +398,10 @@ static struct meson_pmx_group meson_gxbb_periphs_groups[] = { GROUP(emmc_clk, 4, 18), GROUP(emmc_cmd, 4, 19), GROUP(emmc_ds, 4, 31), + GROUP(nor_d, 5, 1), + GROUP(nor_q, 5, 3), + GROUP(nor_c, 5, 2), + GROUP(nor_cs, 5, 0), /* Bank CARD */ GROUP(sdcard_d1, 2, 14), @@ -475,6 +484,10 @@ static const char * const emmc_groups[] = { "emmc_nand_d07", "emmc_clk", "emmc_cmd", "emmc_ds", }; +static const char * const nor_groups[] = { + "nor_d", "nor_q", "nor_c", "nor_cs", +}; + static const char * const sdcard_groups[] = { "sdcard_d0", "sdcard_d1", "sdcard_d2", "sdcard_d3", "sdcard_cmd", "sdcard_clk", @@ -524,6 +537,7 @@ static const char * const i2c_slave_ao_groups[] = { static struct meson_pmx_func meson_gxbb_periphs_functions[] = { FUNCTION(gpio_periphs), FUNCTION(emmc), + FUNCTION(nor), FUNCTION(sdcard), FUNCTION(uart_a), FUNCTION(uart_b),