From patchwork Mon Feb 1 19:22:48 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Noam Camus X-Patchwork-Id: 576681 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from bombadil.infradead.org (bombadil.infradead.org [IPv6:2001:1868:205::9]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 927B7140C2C for ; Tue, 2 Feb 2016 06:25:30 +1100 (AEDT) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=ezchip.onmicrosoft.com header.i=@ezchip.onmicrosoft.com header.b=Udjr3AZB; dkim-atps=neutral Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1aQK6L-0007n2-2x; Mon, 01 Feb 2016 19:25:29 +0000 Received: from mail-db3on0654.outbound.protection.outlook.com ([2a01:111:f400:fe04::654] helo=emea01-db3-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1aQK6I-0006W6-7h for linux-snps-arc@lists.infradead.org; Mon, 01 Feb 2016 19:25:28 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ezchip.onmicrosoft.com; s=selector1-ezchip-com; h=From:To:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=6uW3nYegTgPX6NYSqUQB8I6OnY7PBznOa0ySzjqve8Y=; b=Udjr3AZBqU/592h5UyV3SreKSYDFVWpOFbGy5YVqLmPAk8vuUAnPs1kVHja6z2shLiduYXb+ChMczis09Bx+PSF5MAKqRb0GhaPohGhYGzXbP/wJoGkpA3qSZh59IjfFgS0Xtx75XlTROBnkqTHwVI4a5NseOCrSZOaV8og4T+E= Received: from VI1PR02CA0033.eurprd02.prod.outlook.com (10.162.7.171) by DB5PR02MB0934.eurprd02.prod.outlook.com (10.162.161.148) with Microsoft SMTP Server (TLS) id 15.1.396.15; Mon, 1 Feb 2016 19:25:02 +0000 Received: from DB3FFO11FD053.protection.gbl (2a01:111:f400:7e04::174) by VI1PR02CA0033.outlook.office365.com (2a01:111:e400:581f::43) with Microsoft SMTP Server (TLS) id 15.1.396.15 via Frontend Transport; Mon, 1 Feb 2016 19:25:02 +0000 Authentication-Results: spf=fail (sender IP is 212.179.42.66) smtp.mailfrom=ezchip.com; lakedaemon.net; dkim=none (message not signed) header.d=none; lakedaemon.net; dmarc=none action=none header.from=ezchip.com; Received-SPF: Fail (protection.outlook.com: domain of ezchip.com does not designate 212.179.42.66 as permitted sender) receiver=protection.outlook.com; client-ip=212.179.42.66; helo=ezex10.ezchip.com; Received: from ezex10.ezchip.com (212.179.42.66) by DB3FFO11FD053.mail.protection.outlook.com (10.47.217.125) with Microsoft SMTP Server (TLS) id 15.1.409.7 via Frontend Transport; Mon, 1 Feb 2016 19:25:01 +0000 Received: from localhost.localdomain (10.1.3.132) by ezex10.ezchip.com (10.1.1.4) with Microsoft SMTP Server (TLS) id 14.3.224.2; Mon, 1 Feb 2016 21:24:37 +0200 From: Noam Camus To: Subject: [PATCH 2/2] irqchip: add nps Internal and external irqchips Date: Mon, 1 Feb 2016 21:22:48 +0200 Message-ID: <1454354568-15055-3-git-send-email-noamc@ezchip.com> X-Mailer: git-send-email 1.7.1 In-Reply-To: <1454354568-15055-1-git-send-email-noamc@ezchip.com> References: <1454354568-15055-1-git-send-email-noamc@ezchip.com> MIME-Version: 1.0 X-TM-AS-Product-Ver: SMEX-11.0.0.1191-8.000.1202-22106.002 X-TM-AS-Result: No--14.944200-8.000000-31 X-TM-AS-User-Approved-Sender: No X-TM-AS-User-Blocked-Sender: No X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1; DB3FFO11FD053; 1:vQB1S3WbRe34tN/C4FSFgs/hFO96lJ4nLEfziaRDc/fdJNLa5hp+W5XUlBEAvUfdz9laciv3MDs5xxR1h1lWmqdgefhMcIeOB6t2MveLO3rGtHFaUs2VR9/FJTAmc3yhWdzahAPoVLIgeX9eOIo+hH60HiwJaKyaSpuowaBrjA0O3784EV3eDt86XKpDgxpBisfiX9cwWP6dm8uQfJslS7CJqyda/5lV7JF25AGKO/kDqizgWslQhy5hf0GbFWfrFnn84XQHa3yq47FZQQfmDZ9jFgZHRDN5e0HFG5nipgM7zIq+QS3riNo8RnuBomQMuMqAHAMrDuzoV0zXO/faHfzKTEWKlX9L7zyb9DS8GGZE+3ZewuHCJx1zii2KzpqXQiH/+DgsdC4CzvUel33C0gspWcE2pWf2fhUo+qLYg+3UjLduuKZCAFvESnHCSNSCbOxGzyRYqcMq9OXITt/rjfBTSu8cLLqWQHUaDGgIkHc= X-Forefront-Antispam-Report: CIP:212.179.42.66; CTRY:IL; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(2980300002)(1110001)(1109001)(339900001)(189002)(199003)(105606002)(11100500001)(106466001)(189998001)(2950100001)(47776003)(49486002)(87936001)(36756003)(3470700001)(92566002)(76176999)(77096005)(2906002)(4326007)(50986999)(2351001)(85426001)(229853001)(5003940100001)(33646002)(48376002)(19580395003)(1220700001)(50226001)(19580405001)(586003)(86362001)(5008740100001)(50466002)(104016004)(6806005)(5001970100001)(110136002)(1096002); DIR:OUT; SFP:1101; SCL:1; SRVR:DB5PR02MB0934; H:ezex10.ezchip.com; FPR:; SPF:Fail; MLV:sfv; MX:1; A:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; DB5PR02MB0934; 2:jNZH//3Oaut+4UBb8iIyusCyeMswvUT5TCv5A1q9AqKOj0GugmzBtMT5QPguC17E9zZvWNPtARVQ5E+Cw5q2jVedF9L0o1lnUsrg65uKLCEmch2PwXPlvoosL1O8H5tFfwHE0wQMJfI9SeeDOXza+g==; 3:p7NfSdsUkTImKpFtaCl/ruhubqoLE40pLfppszsfbNf54IJV5hwRAyv3GrZJwmQoJvLDsyN8lmnFljjfk63N5JmGenZ3RHxmMdcE6vhgjEdapR02Vv+qqb3VPw/fltmPJ76Cq9kjB39Jz2BdvuQ80+kuCO6LxKVai7Sdwlc5gLp3HUUqaviNtXbB3r1kVgTe4QbuWv0yUIlO5qW6KJXxnY6nyIdESxSum9rtl7B/Ymo=; 25:mwNRxNs9oSBpAIPMx9lJk2HqYVUsxN86dLGqZQKy/tlOT9QNDb417dyX3CN7BNpk1mTtj75mHRBUj0dSLDDGaenoeDGx9EH3t9U9GmUTdDS8nJpKVpd1WMZD9BgDM79uZDHkwqCb9OSuFdUJFqklFJoSEc9vBvScsWHiVe+o0hcfACSPcc9ZOTAt0aSIId4+OFL3dBO6tb0eGWoZ3WGi9IJB6GrvRpweR3s+O5dOqzDQvmMJoI5gAMi/SLanWie9; 20:osOUFGS6+q9tfrsnIyMJeUWg4ygmBXdN3oodfhnMxn3kqbLDeUQ35x25VBAr3HVXSVKBr1WE7+/tu2iHZ1FX0QvfhlZro+ZDj2OiyUh1OPPHpXknBF383MWtcJ/bDyJ3e2voAv+WJW2tdhYzdsN740uRROmOirkl1ynKJJFE3yY= X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:DB5PR02MB0934; X-MS-Office365-Filtering-Correlation-Id: afb4a7f0-a0f1-4645-d645-08d32b3d6179 X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(180628864354917); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(2401047)(13023025)(13024025)(13015025)(13017025)(5005006)(8121501046)(13018025)(3002001)(10201501046); SRVR:DB5PR02MB0934; BCL:0; PCL:0; RULEID:; SRVR:DB5PR02MB0934; X-Microsoft-Exchange-Diagnostics: 1; DB5PR02MB0934; 4:zo8C9FeB5xxcNMO1nE2zMMsJ2FjzQ4q4UDvgJRcYmpEIl3lbg40pGot5GjsWnXR7SHHBRfX8lmee8whSwCZMbolLfuWGyl1eFRjPX6GoGWuqltkjp2VoqCAA9acNxLpta1bN/q5NPwzIX/QA3BbtLv+vcIrEIMgpUUpyIwwKh1TtBTbKY+6HKPE/8S1l9DW/mwubU+kO9AzyMlCjxh4UKJeSKwRMGLQjiTJ1BzSpPHcyGNH+JQi+7LN7g44WB5TYnsWYNeGSGhN+GLMbTKK963vJGX9QxeDsQ7K+T8Hsc/qq0RK3O/d0tvS0yyd5UFVMpqfdyWJuMZU23YTdvcNzzJr7qhgKG0L6ECFb1JF2XQR2p0IS3AxQ27IuALeMAMWeSfc9OhvfNyvZN0hhc5QpvSsWoce9+e5ghgoT5dqD9HuVc7aMWpdbqgvg/vnduNL2NdzIgkF+uTKw9NkhBVY2YEukfelHcKk7rKpsF+AkPJ54cp2EMZUR7LscjH5J5Hy6 X-Forefront-PRVS: 0839D067E7 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; DB5PR02MB0934; 23:3HkHNVFLrPrxdVR3YK0exFM3kZe4t/hLS6KgN8CbF?= =?us-ascii?Q?pTaioQV5eGFmENrjR7psyRg8F33hKLuv5lxcOU1HXG3cGACl7QgkscZe5Xww?= =?us-ascii?Q?Z/5n04qMjaSWFtm6XNbgKM5VDOydnmeMCXaU51CmJCihQF33lkdx+EvUreVh?= =?us-ascii?Q?9BZlwrL7B0Z0LGf7T8VsR8xYnvQt74d13RNCD4WwrqZFVmkc/nA1yjXdVl+y?= =?us-ascii?Q?mPkKiwH/5+9ZdnVSyymYcsAZY78LEkxT0Q2wjv6sJW5KWYaJ89Ocp821InHz?= =?us-ascii?Q?gCjl5qIPC+QTcYA5idDFHlBIYMNePaOIvVgMXTRlrlykoJQlq+DpE/Asnzr7?= =?us-ascii?Q?fqwdM3Cfc/feGBStakoQIRcqIpnkt6M1dfRAx5OFa9g++L9sYTr6eSZ+vnvY?= =?us-ascii?Q?Xbh8DktjRjTzwy6qOm0dJtuLtbPmODMHAP52WtKJxv2IK3h9qX2ixj/Si19s?= =?us-ascii?Q?tAWhSzIoHSX1lXOnqufEZWE5mZryiqqPZ269MNDPoJvl+7lRNmlcMRxlaexH?= =?us-ascii?Q?Lee0jqt7G5UMCCwrlPjMLLJILNu8LJLgZsYnnobHbZZOFQfIDfLGtUb77jpL?= =?us-ascii?Q?3ZADCMYTZvA/vGLS3Q4VQN57x4cDmGSWM8x07sILwUVb7iNN4/hnXqqRWnAD?= =?us-ascii?Q?OZKqXoYYiAWQiEOoyYLW1WMmoI7gi8LbkLIKGz36RnJKzIl/qW4P2pJiyVAl?= =?us-ascii?Q?7INRvh9Vzf95tY7sT5bOf55IM/P8slOf/boYMU/+4MW4MTEyWTjOTlNoB7CS?= =?us-ascii?Q?g1FWxKXVkbzz3gEym/vxSaJ0GqmX+zCdlx7/95FOHMIyFpfN52pfYLhDQtqh?= =?us-ascii?Q?im+q9Y8Kml1DfyBOq+BkwNbAChvc9TpeJDHk/KHuEmPcl6/48duWR2C7WaVy?= =?us-ascii?Q?WF2e+LbRhS0RK/c3tpO3zaEx1CWYxgnrD02pTQr8ZvTa3joIt21jeNFKoN0h?= =?us-ascii?Q?9Li0QMH9XeG5HULxEdugnng80s3ikdU6DklEejWKivanuzGbxbVTPYDA8buX?= =?us-ascii?Q?2LO5uXfkJlJw7HlmXOKo1U1EDvJeH6r5szSemd/hXsABmfnCUkIFA/hlGnJP?= =?us-ascii?Q?xtwOF2j4pzkDWZS86FCpodhZC5ECU04DajOzOCIhyVwDnXzHg=3D=3D?= X-Microsoft-Exchange-Diagnostics: 1; DB5PR02MB0934; 5:K3+N/Ui9jlSDG401fthgAb5/lw0AqYZrev/mJq01QjNE35tY50JPv6bAfhQ619y8vldF/UjInpFst88KW+t62KsxktGYJWNDz7BdnZIbQAnHE0SifeSizeyMjAYPh87uHyKk1fqpocJyQNouHlgJlQ==; 24:DwsS9N+KMQ5xUegRjOQgqZTCawnkzD1kdBq3RaaSk0ZUPsVhy7fnDo6mE9RoVaYY2SrCc6c+0Zowc0ebGywYXARsrEV1Eu+qrYbwgZqAjwk= SpamDiagnosticOutput: 1:23 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: ezchip.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Feb 2016 19:25:01.3066 (UTC) X-MS-Exchange-CrossTenant-Id: 0fc16e0a-3cd3-4092-8b2f-0a42cff122c3 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=0fc16e0a-3cd3-4092-8b2f-0a42cff122c3; Ip=[212.179.42.66]; Helo=[ezex10.ezchip.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB5PR02MB0934 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20160201_112526_756253_D92467F2 X-CRM114-Status: GOOD ( 18.78 ) X-Spam-Score: -1.9 (-) X-Spam-Report: SpamAssassin version 3.4.0 on bombadil.infradead.org summary: Content analysis details: (-1.9 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.0 RCVD_IN_DNSWL_NONE RBL: Sender listed at http://www.dnswl.org/, no trust [2a01:111:f400:fe04:0:0:0:654 listed in] [list.dnswl.org] -0.0 SPF_PASS SPF: sender matches SPF record -0.0 SPF_HELO_PASS SPF: HELO matches SPF record -1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1% [score: 0.0000] -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid X-BeenThere: linux-snps-arc@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: Linux on Synopsys ARC Processors List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Jason Cooper , Marc Zyngier , talz@ezchip.com, cmetcalf@ezchip.com, Noam Camus , Thomas Gleixner , linux-snps-arc@lists.infradead.org, giladb@ezchip.com Sender: "linux-snps-arc" Errors-To: linux-snps-arc-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org From: Noam Camus Adding EZchip NPS400 support. NPS internal interrupts are internally handled at Multi Thread Manager (MTM) that is signaled for deactivating an interrupt. External interrupts is handled also at Global Interrupt Controller (GIC) e.g. serial and network devices. Signed-off-by: Noam Camus Cc: Thomas Gleixner Cc: Jason Cooper Cc: Marc Zyngier --- .../interrupt-controller/ezchip,nps400-ic.txt | 17 +++ drivers/irqchip/Kconfig | 6 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-eznps.c | 151 ++++++++++++++++++++ 4 files changed, 175 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ezchip,nps400-ic.txt create mode 100644 drivers/irqchip/irq-eznps.c diff --git a/Documentation/devicetree/bindings/interrupt-controller/ezchip,nps400-ic.txt b/Documentation/devicetree/bindings/interrupt-controller/ezchip,nps400-ic.txt new file mode 100644 index 0000000..888b2b9 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/ezchip,nps400-ic.txt @@ -0,0 +1,17 @@ +EZchip NPS Interrupt Controller + +Required properties: + +- compatible : should be "ezchip,nps400-ic" +- interrupt-controller : Identifies the node as an interrupt controller +- #interrupt-cells : Specifies the number of cells needed to encode an + interrupt source. The value shall be 1. + + +Example: + +intc: interrupt-controller { + compatible = "ezchip,nps400-ic"; + interrupt-controller; + #interrupt-cells = <1>; +}; diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index 4d7294e..bc5e775 100644 --- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -193,3 +193,9 @@ config IRQ_MXS def_bool y if MACH_ASM9260 || ARCH_MXS select IRQ_DOMAIN select STMP_DEVICE + +config EZNPS_GIC + bool "NPS400 Global Interrupt Manager (GIM)" + select IRQ_DOMAIN + help + Support the EZchip NPS400 global interrupt controller diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile index 177f78f..1390142 100644 --- a/drivers/irqchip/Makefile +++ b/drivers/irqchip/Makefile @@ -55,3 +55,4 @@ obj-$(CONFIG_RENESAS_H8S_INTC) += irq-renesas-h8s.o obj-$(CONFIG_ARCH_SA1100) += irq-sa11x0.o obj-$(CONFIG_INGENIC_IRQ) += irq-ingenic.o obj-$(CONFIG_IMX_GPCV2) += irq-imx-gpcv2.o +obj-$(CONFIG_EZNPS_GIC) += irq-eznps.o diff --git a/drivers/irqchip/irq-eznps.c b/drivers/irqchip/irq-eznps.c new file mode 100644 index 0000000..8401780 --- /dev/null +++ b/drivers/irqchip/irq-eznps.c @@ -0,0 +1,151 @@ +/* + * Copyright(c) 2015 EZchip Technologies. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in + * the file called "COPYING". + */ + +#include +#include +#include +#include +#include +#include + +#undef NR_CPU_IRQS +#define NR_CPU_IRQS 8 /* number of interrupt lines of NPS400 CPU */ +#define TIMER0_IRQ 3 + +/* + * NPS400 core includes an Interrupt Controller (IC) support. + * All cores can deactivate level irqs at first level control + * at cores mesh layer called MTM. + * For devices out side chip e.g. uart, network there is another + * level called Global Interrupt Manager (GIM). + * This second level can control level and edge interrupt. + * + * NOTE: AUX_IENABLE and CTOP_AUX_IACK are auxiliary registers + * with private HW copy per CPU. + */ + +static void nps400_irq_mask(struct irq_data *irqd) +{ + unsigned int ienb; + unsigned int irq = irqd_to_hwirq(irqd); + + ienb = read_aux_reg(AUX_IENABLE); + ienb &= ~(1 << irq); + write_aux_reg(AUX_IENABLE, ienb); +} + +static void nps400_irq_unmask(struct irq_data *irqd) +{ + unsigned int ienb; + unsigned int irq = irqd_to_hwirq(irqd); + + ienb = read_aux_reg(AUX_IENABLE); + ienb |= (1 << irq); + write_aux_reg(AUX_IENABLE, ienb); +} + +static void nps400_irq_eoi_global(struct irq_data *irqd) +{ + unsigned int __maybe_unused irq = irqd_to_hwirq(irqd); + + write_aux_reg(CTOP_AUX_IACK, 1 << irq); + + /* Don't ack before all device access attempts are done */ + mb(); + +#ifdef __arc__ + __asm__ __volatile__ ( + " .word %0\n" + : + : "i"(CTOP_INST_RSPI_GIC_0_R12) + : "memory"); +#endif +} + +static void nps400_irq_eoi(struct irq_data *irqd) +{ + unsigned int __maybe_unused irq = irqd_to_hwirq(irqd); + + write_aux_reg(CTOP_AUX_IACK, 1 << irq); +} + +static struct irq_chip nps400_irq_chip_fasteoi = { + .name = "NPS400 IC Global", + .irq_mask = nps400_irq_mask, + .irq_unmask = nps400_irq_unmask, + .irq_eoi = nps400_irq_eoi_global, +}; + +static struct irq_chip nps400_irq_chip_percpu = { + .name = "NPS400 IC", + .irq_mask = nps400_irq_mask, + .irq_unmask = nps400_irq_unmask, + .irq_eoi = nps400_irq_eoi, +}; + +static int nps400_irq_map(struct irq_domain *d, unsigned int virq, + irq_hw_number_t hw) +{ + switch (hw) { + case TIMER0_IRQ: +#ifdef CONFIG_SMP + case IPI_IRQ: +#endif + irq_set_percpu_devid(virq); + irq_set_chip_and_handler(virq, &nps400_irq_chip_percpu, + handle_percpu_devid_irq); + break; + default: + irq_set_chip_and_handler(virq, &nps400_irq_chip_fasteoi, + handle_fasteoi_irq); + break; + } + + return 0; +} + +static const struct irq_domain_ops nps400_irq_ops = { + .xlate = irq_domain_xlate_onecell, + .map = nps400_irq_map, +}; + +static int __init nps400_of_init(struct device_node *node, + struct device_node *parent) +{ + static struct irq_domain *nps400_root_domain; + + if (parent) + panic("DeviceTree incore ic not a root irq controller\n"); + + nps400_root_domain = irq_domain_add_linear(node, NR_CPU_IRQS, + &nps400_irq_ops, NULL); + + if (!nps400_root_domain) + panic("nps400 root irq domain not avail\n"); + + /* + * Needed for primary domain lookup to succeed + * This is a primary irqchip, and can never have a parent + */ + irq_set_default_host(nps400_root_domain); + +#ifdef CONFIG_SMP + irq_create_mapping(nps400_root_domain, IPI_IRQ); +#endif + + return 0; +} +IRQCHIP_DECLARE(ezchip_nps400_ic, "ezchip,nps400-ic", nps400_of_init);