[v5,13/17] riscv32: Specify the arch_minimum_kernel as 5.4

Message ID	589247ca82dca536297a514bd3724cf0ff013b55.1597851293.git.alistair.francis@wdc.com
State	New
Headers	show Return-Path: <libc-alpha-bounces@sourceware.org> DMARC-Filter: OpenDMARC Filter v1.3.2 sourceware.org B699F387084B IronPort-SDR: 7E88EJNG4mj5vYYbKBXjegtF35akQElGnoRmtezVzf9LrR+RDRyheP1zse3iPvBGdGZE0+Iuid THmSAMY5tuAr4ZSllSfH/bF6S71/hQtnNiskEfLleViyKLqYZcCZlrTVAzvEDpwFtHUfzUn7+3 06PqbWnrIbrQpDRYKDghuPah6pSSzu5giu+FVy5c6MAl+GOboTEBcH6uQsmOUFEQNrTT8Jt41A V0/qJC09+2583gmoTYaIKw01D5z2zC73cYdm8XZJGYdfrQ14fpCa2pOuu0NMZ81DbG1tjSHZx3 Big= IronPort-SDR: xMMAUeyrne5n7CKA8Vx7YWVIIX3g16CrOEH5fT3TSudzAdQdJ6CU3H0V8QjiTEpjX2zDmURXvE sXe6pzKS8KJg== IronPort-SDR: IYUxWTLfbRSmgasmdE6mhVHBK4wnf8PBf2KKxpHcUkGbF/Mr2owRSYQzb5pdMq4qYlqTurBSth V90ri7Ri/rcA== WDCIronportException: Internal To: libc-alpha@sourceware.org Subject: [PATCH v5 13/17] riscv32: Specify the arch_minimum_kernel as 5.4 Date: Wed, 19 Aug 2020 08:39:13 -0700 Message-Id: <589247ca82dca536297a514bd3724cf0ff013b55.1597851293.git.alistair.francis@wdc.com> In-Reply-To: <cover.1597851293.git.alistair.francis@wdc.com> References: <cover.1597851293.git.alistair.francis@wdc.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: list From: Alistair Francis via Libc-alpha <libc-alpha@sourceware.org> Reply-To: Alistair Francis <alistair.francis@wdc.com> Cc: alistair.francis@wdc.com Errors-To: libc-alpha-bounces@sourceware.org Sender: "Libc-alpha" <libc-alpha-bounces@sourceware.org>
Series	glibc port for 32-bit RISC-V (RV32) \| expand [v5,00/17] glibc port for 32-bit RISC-V (RV32) [v5,01/17] RISC-V: Use 64-bit time_t and off_t for RV32 and RV64 [v5,02/17] RISC-V: Cleanup some of the sysdep.h code [v5,03/17] RISC-V: Use 64-bit-time syscall numbers with the 32-bit port [v5,04/17] RISC-V: Add support for 32-bit vDSO calls [v5,05/17] RISC-V: Support dynamic loader for the 32-bit [v5,06/17] RISC-V: Add path of library directories for the 32-bit [v5,07/17] RISC-V: Add arch-syscall.h for RV32 [v5,08/17] RISC-V: Support the 32-bit ABI implementation [v5,09/17] RISC-V: Add hard float support for 32-bit CPUs [v5,10/17] RISC-V: Add 32-bit ABI lists [v5,11/17] RISC-V: Add the RV32 libm-test-ulps [v5,12/17] RISC-V: Fix llrint and llround missing exceptions on RV32 [v5,13/17] riscv32: Specify the arch_minimum_kernel as 5.4 [v5,14/17] RISC-V: Add rv32 path to RTLDLIST in ldd [v5,15/17] RISC-V: Build infastructure for 32-bit port [v5,16/17] Documentation for the RISC-V 32-bit port [v5,17/17] Add RISC-V 32-bit target to build-many-glibcs.py

Message ID

589247ca82dca536297a514bd3724cf0ff013b55.1597851293.git.alistair.francis@wdc.com

State

New

Headers

DMARC-Filter: OpenDMARC Filter v1.3.2 sourceware.org B699F387084B
IronPort-SDR: 
 7E88EJNG4mj5vYYbKBXjegtF35akQElGnoRmtezVzf9LrR+RDRyheP1zse3iPvBGdGZE0+Iuid
 THmSAMY5tuAr4ZSllSfH/bF6S71/hQtnNiskEfLleViyKLqYZcCZlrTVAzvEDpwFtHUfzUn7+3
 06PqbWnrIbrQpDRYKDghuPah6pSSzu5giu+FVy5c6MAl+GOboTEBcH6uQsmOUFEQNrTT8Jt41A
 V0/qJC09+2583gmoTYaIKw01D5z2zC73cYdm8XZJGYdfrQ14fpCa2pOuu0NMZ81DbG1tjSHZx3
 Big=
IronPort-SDR: 
 xMMAUeyrne5n7CKA8Vx7YWVIIX3g16CrOEH5fT3TSudzAdQdJ6CU3H0V8QjiTEpjX2zDmURXvE
 sXe6pzKS8KJg==
IronPort-SDR: 
 IYUxWTLfbRSmgasmdE6mhVHBK4wnf8PBf2KKxpHcUkGbF/Mr2owRSYQzb5pdMq4qYlqTurBSth
 V90ri7Ri/rcA==
WDCIronportException: Internal
To: libc-alpha@sourceware.org
Subject: [PATCH v5 13/17] riscv32: Specify the arch_minimum_kernel as 5.4
Date: Wed, 19 Aug 2020 08:39:13 -0700
Message-Id: 
 <589247ca82dca536297a514bd3724cf0ff013b55.1597851293.git.alistair.francis@wdc.com>
In-Reply-To: <cover.1597851293.git.alistair.francis@wdc.com>
References: <cover.1597851293.git.alistair.francis@wdc.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Precedence: list
From: Alistair Francis via Libc-alpha <libc-alpha@sourceware.org>
Reply-To: Alistair Francis <alistair.francis@wdc.com>
Cc: alistair.francis@wdc.com
Errors-To: libc-alpha-bounces@sourceware.org
Sender: "Libc-alpha" <libc-alpha-bounces@sourceware.org>

Series

glibc port for 32-bit RISC-V (RV32) | expand

Commit Message

Alistair Francis Aug. 19, 2020, 3:39 p.m. UTC

Specify the minimum kernel version for RISC-V 32-bit as the 5.4 kernel.
We require this commit: "waitid: Add support for waiting for the current
process group" for the kernel as it adds support for the P_PGID id for
the waitid syscall.  Without this patch we can't replace the wait4
syscall on 64-bit time_t only systems.
---
 sysdeps/unix/sysv/linux/riscv/configure    | 4 ++++
 sysdeps/unix/sysv/linux/riscv/configure.ac | 4 ++++
 2 files changed, 8 insertions(+)

Comments

Maciej W. Rozycki Aug. 21, 2020, 11:38 a.m. UTC | #1

On Wed, 19 Aug 2020, Alistair Francis via Libc-alpha wrote:

> Specify the minimum kernel version for RISC-V 32-bit as the 5.4 kernel.
> We require this commit: "waitid: Add support for waiting for the current
> process group" for the kernel as it adds support for the P_PGID id for
> the waitid syscall.  Without this patch we can't replace the wait4
> syscall on 64-bit time_t only systems.

 LGTM.

Reviewed-by: Maciej W. Rozycki <macro@wdc.com>

  Maciej

diff --git a/sysdeps/unix/sysv/linux/riscv/configure b/sysdeps/unix/sysv/linux/riscv/configure
index 3018ca8f1b..de3bb62003 100755
--- a/sysdeps/unix/sysv/linux/riscv/configure
+++ b/sysdeps/unix/sysv/linux/riscv/configure
@@ -151,6 +151,10 @@  if test $libc_cv_riscv_int_abi = no; then
   as_fn_error $? "Unable to determine integer ABI" "$LINENO" 5
 fi
 
+if test $libc_cv_riscv_int_abi = ilp32; then
+  arch_minimum_kernel=5.4.0
+fi
+
 libc_cv_riscv_float_abi=no
 cat confdefs.h - <<_ACEOF >conftest.$ac_ext
 /* end confdefs.h.  */
diff --git a/sysdeps/unix/sysv/linux/riscv/configure.ac b/sysdeps/unix/sysv/linux/riscv/configure.ac
index d4819931ca..0f7596502b 100644
--- a/sysdeps/unix/sysv/linux/riscv/configure.ac
+++ b/sysdeps/unix/sysv/linux/riscv/configure.ac
@@ -11,6 +11,10 @@  if test $libc_cv_riscv_int_abi = no; then
   AC_MSG_ERROR([Unable to determine integer ABI])
 fi
 
+if test $libc_cv_riscv_int_abi = ilp32; then
+  arch_minimum_kernel=5.4.0
+fi
+
 libc_cv_riscv_float_abi=no
 AC_EGREP_CPP(yes, [#ifdef __riscv_float_abi_double
 		   yes

[v5,13/17] riscv32: Specify the arch_minimum_kernel as 5.4

Commit Message

Comments

Patch