Show patches with: Submitter = H.J. Lu       |    State = Action Required       |   1624 patches
« 1 2 ... 7 8 916 17 »
Patch Series A/F/R/T S/W/F Date Submitter Delegate State
x86: Use x86/nptl/pthreaddef.h x86: Use x86/nptl/pthreaddef.h - - - - --- 2021-02-12 H.J. Lu New
PUSHING [PATCH] x86: Remove the extra space between "# endif" PUSHING [PATCH] x86: Remove the extra space between "# endif" - - - - --- 2021-02-12 H.J. Lu New
[RFC] <sys/tagged-address.h>: An API for tagged address [RFC] <sys/tagged-address.h>: An API for tagged address - - - - --- 2021-02-11 H.J. Lu New
[v3] x86: Disable x86-64 level marker [BZ #27318] [v3] x86: Disable x86-64 level marker [BZ #27318] - - - - --- 2021-02-09 H.J. Lu New
[v2] x86: Add PTWRITE feature detection [BZ #27346] [v2] x86: Add PTWRITE feature detection [BZ #27346] - - - - --- 2021-02-07 H.J. Lu New
x86: Add PTWRITE feature detection [BZ #27346] x86: Add PTWRITE feature detection [BZ #27346] - - - - --- 2021-02-05 H.J. Lu New
[v2] x86: Require full ISA support for x86-64 level marker [BZ #27318] [v2] x86: Require full ISA support for x86-64 level marker [BZ #27318] - - - - --- 2021-02-03 H.J. Lu New
x86: Require full ISA support for x86-64 level marker [BZ #27318] x86: Require full ISA support for x86-64 level marker [BZ #27318] - - - - --- 2021-02-02 H.J. Lu New
x86_64: Update THREAD_SETMEM/THREAD_SETMEM_NC for IMM64 x86_64: Update THREAD_SETMEM/THREAD_SETMEM_NC for IMM64 - - - - --- 2021-02-02 H.J. Lu New
tst-rtld-list-tunables.sh: Unset glibc tunables tst-rtld-list-tunables.sh: Unset glibc tunables - - - - --- 2021-02-02 H.J. Lu New
ld.so: Unset glibc tunables for --list-tunables test ld.so: Unset glibc tunables for --list-tunables test - - - - --- 2021-02-02 H.J. Lu New
<bits/platform/x86.h>: Correct x86_cpu_TBM <bits/platform/x86.h>: Correct x86_cpu_TBM - - - - --- 2021-02-02 H.J. Lu New
[v2] x86: Check SSBD and STIBP only on Intel CPUs [v2] x86: Check SSBD and STIBP only on Intel CPUs - - - - --- 2021-02-02 H.J. Lu New
x86: Check SSBD and STIBP only on Intel CPUs x86: Check SSBD and STIBP only on Intel CPUs - - - - --- 2021-01-30 H.J. Lu New
V2 [PATCH] x86: Properly set usable CET feature bits [BZ #26625] V2 [PATCH] x86: Properly set usable CET feature bits [BZ #26625] - - 1 - --- 2021-01-28 H.J. Lu New
x86: Properly set usable CET feature bits [BZ #26625] x86: Properly set usable CET feature bits [BZ #26625] - - - - --- 2021-01-27 H.J. Lu New
V3 [PATCH] Deprecate SIGSTKSZ/MINSIGSTKSZ with _SC_SIGSTKSZ_SOURCE V3 [PATCH] Deprecate SIGSTKSZ/MINSIGSTKSZ with _SC_SIGSTKSZ_SOURCE - - - - --- 2021-01-25 H.J. Lu New
V10 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] V10 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] - - - - --- 2021-01-25 H.J. Lu New
V10 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] V10 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] - - 1 1 --- 2021-01-22 H.J. Lu New
x86-64: Update tst-glibc-hwcaps-2.c for x86-64 baseline x86-64: Update tst-glibc-hwcaps-2.c for x86-64 baseline - - - - --- 2021-01-22 H.J. Lu New
x86: Properly match CPU feature [BZ #27222] x86: Properly match CPU feature [BZ #27222] - - - - --- 2021-01-21 H.J. Lu New
V4 [PATCH] <sys/platform/x86.h>: Remove the C preprocessor magic V4 [PATCH] <sys/platform/x86.h>: Remove the C preprocessor magic - - - - --- 2021-01-21 H.J. Lu New
V3 [PATCH] <sys/platform/x86.h>: Remove the C preprocessor magic V3 [PATCH] <sys/platform/x86.h>: Remove the C preprocessor magic - - - - --- 2021-01-21 H.J. Lu New
V9 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] V9 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] - - - - --- 2021-01-20 H.J. Lu New
V2 [PATCH] <sys/platform/x86.h>: Remove the C preprocessor magic V2 [PATCH] <sys/platform/x86.h>: Remove the C preprocessor magic - - - - --- 2021-01-20 H.J. Lu New
V2 [PATCH v4 09/10] x86: Check ifunc resolver with CPU_FEATURE_USABLE [BZ #27072] V2 [PATCH v4 09/10] x86: Check ifunc resolver with CPU_FEATURE_USABLE [BZ #27072] - - - - --- 2021-01-19 H.J. Lu New
V2 [PATCH v4 06/10] elf: Avoid RELATIVE relocation for _dl_sysinfo V2 [PATCH v4 06/10] elf: Avoid RELATIVE relocation for _dl_sysinfo - - 1 - --- 2021-01-19 H.J. Lu New
Hurd: Add rtld-strncpy-c.c Hurd: Add rtld-strncpy-c.c - - - - --- 2021-01-19 H.J. Lu New
V5 [PATCH 1/2] x86: Move x86 processor cache info to cpu_features V5 [PATCH 1/2] x86: Move x86 processor cache info to cpu_features - - - - --- 2021-01-14 H.J. Lu New
x86: Set header.feature_1 in TCB for always-on CET x86: Set header.feature_1 in TCB for always-on CET - - - - --- 2021-01-13 H.J. Lu New
V2 [PATCH] ldconfig/x86: Store ISA level in cache and aux cache V2 [PATCH] ldconfig/x86: Store ISA level in cache and aux cache - - 1 - --- 2021-01-12 H.J. Lu New
V6 [PATCH 1/2] x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] V6 [PATCH 1/2] x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] - - 1 - --- 2021-01-06 H.J. Lu New
ifuncmain6pie: Remove the circular IFUNC dependency [BZ #20019] ifuncmain6pie: Remove the circular IFUNC dependency [BZ #20019] - - - - --- 2021-01-04 H.J. Lu New
V2 [PATCH] x86: Check IFUNC definition in unrelocated executable [BZ #20019] V2 [PATCH] x86: Check IFUNC definition in unrelocated executable [BZ #20019] - - 1 - --- 2021-01-04 H.J. Lu New
V2 [PATCH] x86-64: Avoid rep movsb with short distance [BZ #27130] V2 [PATCH] x86-64: Avoid rep movsb with short distance [BZ #27130] - - - - --- 2021-01-04 H.J. Lu New
x86-64: Avoid overlap of rep movsb in memmove [BZ #27130] x86-64: Avoid overlap of rep movsb in memmove [BZ #27130] - - - - --- 2020-12-30 H.J. Lu New
x86: Check IFUNC definition in unrelocated executable [BZ #20019] x86: Check IFUNC definition in unrelocated executable [BZ #20019] - - - - --- 2020-12-28 H.J. Lu New
<sys/platform/x86.h>: Remove the C preprocessor magic <sys/platform/x86.h>: Remove the C preprocessor magic - - - - --- 2020-12-25 H.J. Lu New
V2 [PATCH] x86: Add tests for IFUNC resolver with CPU_FEATURE_USABLE V2 [PATCH] x86: Add tests for IFUNC resolver with CPU_FEATURE_USABLE - - - - --- 2020-12-25 H.J. Lu New
Remove _ISOMAC check from <cpu-features.h> Remove _ISOMAC check from <cpu-features.h> - - - - --- 2020-12-24 H.J. Lu New
x86: Add tests for IFUNC resolver with CPU_FEATURE_USABLE x86: Add tests for IFUNC resolver with CPU_FEATURE_USABLE - - - - --- 2020-12-24 H.J. Lu New
x86: Remove the duplicated CPU_FEATURE_CPU_P x86: Remove the duplicated CPU_FEATURE_CPU_P - - - - --- 2020-12-24 H.J. Lu New
<sys/platform/x86.h>: Pass index_cpu_##name [BZ #27104] <sys/platform/x86.h>: Pass index_cpu_##name [BZ #27104] - - - - --- 2020-12-22 H.J. Lu New
<sys/platform/x86.h>: Add Intel LAM support <sys/platform/x86.h>: Add Intel LAM support - - - - --- 2020-12-22 H.J. Lu New
x86: Remove the default REP MOVSB threshold tunable value [BZ #27061] x86: Remove the default REP MOVSB threshold tunable value [BZ #27061] - - - - --- 2020-12-14 H.J. Lu New
x86: Remove the default REP MOVSB threshold tunable value [BZ #27061] x86: Remove the default REP MOVSB threshold tunable value [BZ #27061] - - 1 - --- 2020-12-13 H.J. Lu New
V2 [PATCH] Mark __libc_freeres_fn as used [# 27002] V2 [PATCH] Mark __libc_freeres_fn as used [# 27002] - - - - --- 2020-12-11 H.J. Lu New
ldconfig/x86: Store ISA level in cache and aux cache ldconfig/x86: Store ISA level in cache and aux cache - - - - --- 2020-12-09 H.J. Lu New
Enable tst-glibc-hwcaps-cache for --enable-hardcoded-path-in-tests Enable tst-glibc-hwcaps-cache for --enable-hardcoded-path-in-tests - - - - --- 2020-12-07 H.J. Lu New
V5 [PATCH 2/2] ldconfig/x86: Add ISA level check to glibc-hwcaps V5 [PATCH 2/2] ldconfig/x86: Add ISA level check to glibc-hwcaps - - - - --- 2020-12-06 H.J. Lu New
V5 [PATCH 1/2] x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] V5 [PATCH 1/2] x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] - - - - --- 2020-12-06 H.J. Lu New
PATCH] x86: Rename readelflib.c PATCH] x86: Rename readelflib.c - - - - --- 2020-12-05 H.J. Lu New
V4 [PATCH] x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] V4 [PATCH] x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] - - - - --- 2020-12-04 H.J. Lu New
x86: Rename readelflib.c and remove EM_IA_64 support x86: Rename readelflib.c and remove EM_IA_64 support - - - - --- 2020-12-04 H.J. Lu New
V2 [PATCH] x86: Adjust tst-cpu-features-supports.c for GCC 11 V2 [PATCH] x86: Adjust tst-cpu-features-supports.c for GCC 11 - - - - --- 2020-12-04 H.J. Lu New
x86: Set RDRAND usable if CPU supports RDRAND x86: Set RDRAND usable if CPU supports RDRAND - - - - --- 2020-12-04 H.J. Lu New
x86: Adjust tst-cpu-features-supports.c for GCC 11 x86: Adjust tst-cpu-features-supports.c for GCC 11 - - - - --- 2020-12-04 H.J. Lu New
Mark __libc_freeres_fn as used [# 27002] Mark __libc_freeres_fn as used [# 27002] - - - - --- 2020-12-02 H.J. Lu New
V8 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] V8 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] - - - - --- 2020-11-20 H.J. Lu New
V4 [PATCH 2/2] ld.so: Add --list-tunables to print tunable values V4 [PATCH 2/2] ld.so: Add --list-tunables to print tunable values - - 1 - --- 2020-10-31 H.J. Lu New
V4 [PATCH 1/2] x86: Move x86 processor cache info to cpu_features V4 [PATCH 1/2] x86: Move x86 processor cache info to cpu_features - - 1 - --- 2020-10-31 H.J. Lu New
tst-setuid1-static-ENV: Add $(common-objpfx)nss [BZ #26820] tst-setuid1-static-ENV: Add $(common-objpfx)nss [BZ #26820] - - - - --- 2020-10-30 H.J. Lu New
V3 [PATCH] x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] V3 [PATCH] x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] - - - - --- 2020-10-30 H.J. Lu New
V7 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] V7 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] - - - - --- 2020-10-20 H.J. Lu New
V2 [PATCH] x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] V2 [PATCH] x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] - - - - --- 2020-10-17 H.J. Lu New
V3 [PATCH 2/2] ld.so: Add --list-tunables to print tunable values V3 [PATCH 2/2] ld.so: Add --list-tunables to print tunable values - - - - --- 2020-10-17 H.J. Lu New
V3 [PATCH 1/2] x86: Move x86 processor cache info to cpu_features V3 [PATCH 1/2] x86: Move x86 processor cache info to cpu_features - - - - --- 2020-10-17 H.J. Lu New
V2 [PATCH] Deprecate SIGSTKSZ/MINSIGSTKSZ with _SC_SIGSTKSZ_SOURCE V2 [PATCH] Deprecate SIGSTKSZ/MINSIGSTKSZ with _SC_SIGSTKSZ_SOURCE - - 1 - --- 2020-10-15 H.J. Lu New
shm tests: Append PID to names passed to shm_open [BZ #26737] shm tests: Append PID to names passed to shm_open [BZ #26737] - - 1 - --- 2020-10-15 H.J. Lu New
IPC_INFO: Cast shmmax and shmall fields to uintptr_t [BZ #26736] IPC_INFO: Cast shmmax and shmall fields to uintptr_t [BZ #26736] - - - - --- 2020-10-15 H.J. Lu New
Deprecate SIGSTKSZ/MINSIGSTKSZ with _SC_SIGSTKSZ_SOURCE Deprecate SIGSTKSZ/MINSIGSTKSZ with _SC_SIGSTKSZ_SOURCE - - - - --- 2020-10-15 H.J. Lu New
V6 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] V6 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] - - - - --- 2020-10-15 H.J. Lu New
V5 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] V5 [PATCH] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] - - - - --- 2020-10-13 H.J. Lu New
x86/CET: Update vfork to prevent child return x86/CET: Update vfork to prevent child return - - - - --- 2020-10-13 H.J. Lu New
x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] - - - - --- 2020-10-10 H.J. Lu New
sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] sysconf: Add _SC_MINSIGSTKSZ/_SC_SIGSTKSZ [BZ #20305] - - - - --- 2020-10-10 H.J. Lu New
[5/5] <sys/platform/x86.h>: Add FSRCS/FSRS/FZLRM support Update <sys/platform/x86.h> for ISE revision 041 - - - - --- 2020-10-08 H.J. Lu New
[4/5] <sys/platform/x86.h>: Add Intel HRESET support Update <sys/platform/x86.h> for ISE revision 041 - - - - --- 2020-10-08 H.J. Lu New
[3/5] <sys/platform/x86.h>: Add AVX-VNNI support Update <sys/platform/x86.h> for ISE revision 041 - - - - --- 2020-10-08 H.J. Lu New
[2/5] <sys/platform/x86.h>: Add AVX512_FP16 support Update <sys/platform/x86.h> for ISE revision 041 - - - - --- 2020-10-08 H.J. Lu New
[1/5] <sys/platform/x86.h>: Add Intel UINTR support Update <sys/platform/x86.h> for ISE revision 041 - - - - --- 2020-10-08 H.J. Lu New
Replace Minumum/minumum with Minimum/minimum Replace Minumum/minumum with Minimum/minimum - - - - --- 2020-10-06 H.J. Lu New
V4 [PATCH] x86: Initialize CPU info via IFUNC relocation [BZ 26203] V4 [PATCH] x86: Initialize CPU info via IFUNC relocation [BZ 26203] - - - - --- 2020-10-01 H.J. Lu New
V5 [PATCH] Set tunable value as well as min/max values V5 [PATCH] Set tunable value as well as min/max values - - - - --- 2020-09-29 H.J. Lu New
V4 [PATCH] Set tunable value as well as min/max values V4 [PATCH] Set tunable value as well as min/max values - - - - --- 2020-09-29 H.J. Lu New
V3 [PATCH] Set tunable value as well as min/max values V3 [PATCH] Set tunable value as well as min/max values - - - - --- 2020-09-29 H.J. Lu New
V2 [PATCH] bench-strcmp.c: Add workloads on page boundary V2 [PATCH] bench-strcmp.c: Add workloads on page boundary - - 1 - --- 2020-09-24 H.J. Lu New
V2 [PATCH] bench-strncmp.c: Add workloads on page boundary V2 [PATCH] bench-strncmp.c: Add workloads on page boundary - - 1 - --- 2020-09-24 H.J. Lu New
[4/4] ld.so: Add --list-tunables to print tunable values [1/4] x86: Initialize CPU info via IFUNC relocation [BZ 26203] - - - - --- 2020-09-18 H.J. Lu New
[3/4] x86: Move x86 processor cache info to cpu_features [1/4] x86: Initialize CPU info via IFUNC relocation [BZ 26203] - - - - --- 2020-09-18 H.J. Lu New
[2/4] Set tunable value as well as min/max values [1/4] x86: Initialize CPU info via IFUNC relocation [BZ 26203] - - - - --- 2020-09-18 H.J. Lu New
[1/4] x86: Initialize CPU info via IFUNC relocation [BZ 26203] [1/4] x86: Initialize CPU info via IFUNC relocation [BZ 26203] - - - - --- 2020-09-18 H.J. Lu New
x86/CET: Update vfork to prevent child return x86/CET: Update vfork to prevent child return - - - - --- 2020-09-16 H.J. Lu New
x86: Use HAS_CPU_FEATURE with IBT and SHSTK [BZ #26625] x86: Use HAS_CPU_FEATURE with IBT and SHSTK [BZ #26625] - - - - --- 2020-09-16 H.J. Lu New
<sys/platform/x86.h>: Add Intel Key Locker support <sys/platform/x86.h>: Add Intel Key Locker support - - - - --- 2020-09-15 H.J. Lu New
hurd: Add __x86_get_cpu_features to ld.abilist hurd: Add __x86_get_cpu_features to ld.abilist - - 1 - --- 2020-09-13 H.J. Lu New
[3/3] ld.so: Add --list-tunables to print tunable values ld.so: Add --list-tunables to print tunable values - - - - --- 2020-09-12 H.J. Lu New
[2/3] Set tunable value as well as min/max values ld.so: Add --list-tunables to print tunable values - - - - --- 2020-09-12 H.J. Lu New
[1/3] x86: Initialize CPU info via IFUNC relocation [BZ 26203] ld.so: Add --list-tunables to print tunable values - - - - --- 2020-09-12 H.J. Lu New
pselect.c: Pass a pointer to SYSCALL_CANCEL [BZ #26606] pselect.c: Pass a pointer to SYSCALL_CANCEL [BZ #26606] - - - - --- 2020-09-12 H.J. Lu New
« 1 2 ... 7 8 916 17 »