diff mbox

Restore SPARC bootstrap (PR bootstrap/48337)

Message ID yddaage7wwo.fsf@manam.CeBiTec.Uni-Bielefeld.DE
State New
Headers show

Commit Message

Rainer Orth March 29, 2011, 3:45 p.m. UTC
As described in the PR, SPARC bootstrap is currently broken.  This
patch, derived from Joseph's hint, fixes this.

I'm now into stage 3 on sparc-sun-solaris2.11, ok for mainline once that
is completed?  I don't expect problems for the target libraries and would
like to restore bootstrap ASAP.

Thanks.
	Rainer


2011-03-29  Joseph Myers  <joseph@codesourcery.com>
	    Rainer Orth  <ro@CeBiTec.Uni-Bielefeld.DE>

	PR bootstrap/48337
	* config/sparc/sparc.opt (sparc_cpu_and_features): Add
	Init(PROCESSOR_V7).
	(sparc_cpu): Likewise.
	* config/sparc/sparc.c (sparc_option_override): Replace 0 by
	PROCESSOR_V7.

Comments

Eric Botcazou March 29, 2011, 10:14 p.m. UTC | #1
> I'm now into stage 3 on sparc-sun-solaris2.11, ok for mainline once that
> is completed?  I don't expect problems for the target libraries and would
> like to restore bootstrap ASAP.

IMO this was on the obvious side, but...

> 2011-03-29  Joseph Myers  <joseph@codesourcery.com>
> 	    Rainer Orth  <ro@CeBiTec.Uni-Bielefeld.DE>
>
> 	PR bootstrap/48337
> 	* config/sparc/sparc.opt (sparc_cpu_and_features): Add
> 	Init(PROCESSOR_V7).
> 	(sparc_cpu): Likewise.
> 	* config/sparc/sparc.c (sparc_option_override): Replace 0 by
> 	PROCESSOR_V7.

...OK, thanks.
diff mbox

Patch

diff --git a/gcc/config/sparc/sparc.c b/gcc/config/sparc/sparc.c
--- a/gcc/config/sparc/sparc.c
+++ b/gcc/config/sparc/sparc.c
@@ -695,7 +695,7 @@  sparc_option_override (void)
     { TARGET_CPU_ultrasparc3, PROCESSOR_ULTRASPARC3 },
     { TARGET_CPU_niagara, PROCESSOR_NIAGARA },
     { TARGET_CPU_niagara2, PROCESSOR_NIAGARA2 },
-    { -1, 0 }
+    { -1, PROCESSOR_V7 }
   };
   const struct cpu_default *def;
   /* Table of values for -m{cpu,tune}=.  This must match the order of
diff --git a/gcc/config/sparc/sparc.opt b/gcc/config/sparc/sparc.opt
--- a/gcc/config/sparc/sparc.opt
+++ b/gcc/config/sparc/sparc.opt
@@ -86,11 +86,11 @@  Target
 Optimize tail call instructions in assembler and linker
 
 mcpu=
-Target RejectNegative Joined Var(sparc_cpu_and_features) Enum(sparc_processor_type)
+Target RejectNegative Joined Var(sparc_cpu_and_features) Enum(sparc_processor_type) Init(PROCESSOR_V7)
 Use features of and schedule code for given CPU
 
 mtune=
-Target RejectNegative Joined Var(sparc_cpu) Enum(sparc_processor_type)
+Target RejectNegative Joined Var(sparc_cpu) Enum(sparc_processor_type) Init(PROCESSOR_V7)
 Schedule code for given CPU
 
 Enum