diff mbox series

[doc,committed] clarify documentation of cache parameters

Message ID c9a672d7-addf-72c4-a350-a68ea5ae13f1@codesourcery.com
State New
Headers show
Series [doc,committed] clarify documentation of cache parameters | expand

Commit Message

Sandra Loosemore Nov. 13, 2018, 3:43 a.m. UTC 
Continuing to whack at trivial doc issues in bugzilla....

This patch is for PR 59634, which is to clarify that some cache-related 
parameters control attributes of the data cache and not the instruction 
cache.

-Sandra
diff mbox series

Patch

Index: gcc/doc/invoke.texi
===================================================================
--- gcc/doc/invoke.texi	(revision 266044)
+++ gcc/doc/invoke.texi	(working copy)
@@ -11164,13 +11164,13 @@  streams being prefetched (see @option{si
 Maximum number of prefetches that can run at the same time.
 
 @item l1-cache-line-size
-The size of cache line in L1 cache, in bytes.
+The size of cache line in L1 data cache, in bytes.
 
 @item l1-cache-size
-The size of L1 cache, in kilobytes.
+The size of L1 data cache, in kilobytes.
 
 @item l2-cache-size
-The size of L2 cache, in kilobytes.
+The size of L2 data cache, in kilobytes.
 
 @item prefetch-dynamic-strides
 Whether the loop array prefetch pass should issue software prefetch hints