Show patches with: Archived = No       |   126825 patches
« 1 2 ... 562 563 5641268 1269 »
Patch Series A/F/R/T S/W/F Date Submitter Delegate State
[v2] gcc-13: Add changelog for LoongArch. [v2] gcc-13: Add changelog for LoongArch. - - - - --- 2023-04-18 Lulu Cheng New
[v3] gcc-13: Add changelog for LoongArch. [v3] gcc-13: Add changelog for LoongArch. - - - - --- 2023-04-18 Lulu Cheng New
LoongArch: Fix the problem of structure parameter passing in C++. This structure has empty structur… LoongArch: Fix the problem of structure parameter passing in C++. This structure has empty structur… - - - - --- 2023-05-24 Lulu Cheng New
LoongArch: Change jumptable's register constraint to 'q' [PR110136] LoongArch: Change jumptable's register constraint to 'q' [PR110136] - - - - --- 2023-06-07 Lulu Cheng New
[v2] LoongArch: Modify the register constraints for template "jumptable" and "indirect_jump" from "… [v2] LoongArch: Modify the register constraints for template "jumptable" and "indirect_jump" from "… - - - - --- 2023-06-08 Lulu Cheng New
[v3] LoongArch: Avoid non-returning indirect jumps through $ra [PR110136] [v3] LoongArch: Avoid non-returning indirect jumps through $ra [PR110136] - - - - --- 2023-06-15 Lulu Cheng New
[pushed,v3] LoongArch: Change the default value of LARCH_CALL_RATIO to 6. [pushed,v3] LoongArch: Change the default value of LARCH_CALL_RATIO to 6. - - - - --- 2023-06-15 Lulu Cheng New
LoongArch: Fix bug in loongarch_emit_stack_tie [PR110484]. LoongArch: Fix bug in loongarch_emit_stack_tie [PR110484]. - - - - --- 2023-06-29 Lulu Cheng New
[v1] libffi: Backport of LoongArch support for libffi. [v1] libffi: Backport of LoongArch support for libffi. - - - - --- 2023-08-22 Lulu Cheng New
[v2] libffi: Backport of LoongArch support for libffi. [v2] libffi: Backport of LoongArch support for libffi. - - - - --- 2023-08-23 Lulu Cheng New
[v1] LoongArch: Remove the symbolic extension instruction due to the SLT directive. [v1] LoongArch: Remove the symbolic extension instruction due to the SLT directive. - - - - --- 2023-08-25 Lulu Cheng New
[v2] LoongArch: Remove redundant sign extension instructions caused by SLT instructions. [v2] LoongArch: Remove redundant sign extension instructions caused by SLT instructions. - - - - --- 2023-08-25 Lulu Cheng New
[v1] LoongArch: Enable '-free' starting at -O2. [v1] LoongArch: Enable '-free' starting at -O2. - - - - --- 2023-08-28 Lulu Cheng New
[v2] LoongArch: Enable '-free' starting at -O2. [v2] LoongArch: Enable '-free' starting at -O2. - - - - --- 2023-08-28 Lulu Cheng New
[v1] LoongArch: Optimize fixed-point and floating-point conversion operations. [v1] LoongArch: Optimize fixed-point and floating-point conversion operations. - - - - --- 2023-08-31 Lulu Cheng New
[1/2] LoongArch: Optimize switch with sign-extended index. [1/2] LoongArch: Optimize switch with sign-extended index. - - - - --- 2023-09-02 Lulu Cheng New
[v1] LoongArch: Optimized multiply instruction generation. [v1] LoongArch: Optimized multiply instruction generation. - - - - --- 2023-09-05 Lulu Cheng New
[v1] LoongArch: Fix bug of '<optab>di3_fake'. [v1] LoongArch: Fix bug of '<optab>di3_fake'. - - - - --- 2023-09-09 Lulu Cheng New
[v2] LoongArch: Fix bug of '<optab>di3_fake'. [v2] LoongArch: Fix bug of '<optab>di3_fake'. - - - - --- 2023-09-13 Lulu Cheng New
LoongArch: Change the value of branch_cost from 2 to 6. LoongArch: Change the value of branch_cost from 2 to 6. - - - - --- 2023-09-13 Lulu Cheng New
LoongArch: gcc: Modify gas uleb128 support test. LoongArch: gcc: Modify gas uleb128 support test. - - - - --- 2023-09-14 Lulu Cheng New
[v1] LoongArch: Check whether binutils supports the relax function. If supported, explicit relocs a… [v1] LoongArch: Check whether binutils supports the relax function. If supported, explicit relocs a… - - - - --- 2023-09-15 Lulu Cheng New
[v1] LoongArch: Add floating point conditional move support. [v1] LoongArch: Add floating point conditional move support. - - - - --- 2023-09-15 Lulu Cheng New
LoongArch: Delete macro definition ASM_OUTPUT_ALIGN_WITH_NOP. LoongArch: Delete macro definition ASM_OUTPUT_ALIGN_WITH_NOP. - - - - --- 2023-09-15 Lulu Cheng New
[v2] LoongArch: Delete macro definition ASM_OUTPUT_ALIGN_WITH_NOP. [v2] LoongArch: Delete macro definition ASM_OUTPUT_ALIGN_WITH_NOP. - - - - --- 2023-10-12 Lulu Cheng New
LoongArch: Define macro CLEAR_INSN_CACHE. LoongArch: Define macro CLEAR_INSN_CACHE. - - - - --- 2023-10-20 Lulu Cheng New
[v1] LoongArch: Added code generation support for call36 function calls. [v1] LoongArch: Added code generation support for call36 function calls. - - - - --- 2023-11-14 Lulu Cheng New
[v2] LoongArch: Add code generation support for call36 function calls. [v2] LoongArch: Add code generation support for call36 function calls. - - - - --- 2023-11-16 Lulu Cheng New
[v1,1/3] LoongArch: Add LA664 support. Add LoongarchV1.1 instructions support. - - - - --- 2023-11-17 Lulu Cheng New
[v1,2/3] LoongArch: Implement atomic operations using LoongArch1.1 instructions. Add LoongarchV1.1 instructions support. - - - - --- 2023-11-17 Lulu Cheng New
[v1,3/3] LoongArch: atomic_load and atomic_store are implemented using dbar grading. Add LoongarchV1.1 instructions support. - - - - --- 2023-11-17 Lulu Cheng New
LoongArch: Modify MUSL_DYNAMIC_LINKER. LoongArch: Modify MUSL_DYNAMIC_LINKER. - - - - --- 2023-11-18 Lulu Cheng New
[v2] LoongArch: Add intrinsic function descriptions for LSX and LASX instructions to doc. [v2] LoongArch: Add intrinsic function descriptions for LSX and LASX instructions to doc. - - - - --- 2023-11-30 Lulu Cheng New
[v1,1/2] LoongArch: Switch loongarch-def from C to C++ to make it possible. Delete ISA_BASE_LA64V110 related definitions. - - - - --- 2023-12-02 Lulu Cheng New
[v1,2/2] LoongArch: Remove the definition of ISA_BASE_LA64V110 from the code. Delete ISA_BASE_LA64V110 related definitions. - - - - --- 2023-12-02 Lulu Cheng New
[v2,1/2] LoongArch: Switch loongarch-def from C to C++ to make it possible. Delete ISA_BASE_LA64V110 related definitions. - - - - --- 2023-12-05 Lulu Cheng New
[v2,2/2] LoongArch: Remove the definition of ISA_BASE_LA64V110 from the code. Delete ISA_BASE_LA64V110 related definitions. - - - - --- 2023-12-05 Lulu Cheng New
LoongArch: Added TLS Le Relax support. LoongArch: Added TLS Le Relax support. - - - - --- 2023-12-19 Lulu Cheng New
[1/2] LoongArch: Add the macro implementation of mcmodel=extreme. When cmodel=extreme, add macro support and only - - - - --- 2023-12-27 Lulu Cheng New
[2/2] LoongArch: When the code model is extreme, the symbol address is obtained through macro instr… When cmodel=extreme, add macro support and only - - - - --- 2023-12-27 Lulu Cheng New
LoongArch: Fixed the problem of incorrect judgment of the immediate field of the [x]vld/[x]vst inst… LoongArch: Fixed the problem of incorrect judgment of the immediate field of the [x]vld/[x]vst inst… - - - - --- 2024-01-04 Lulu Cheng New
[v2,1/2] LoongArch: Add the macro implementation of mcmodel=extreme. When cmodel=extreme, add macro support and only support macros. - - - - --- 2024-01-05 Lulu Cheng New
[v2,2/2] LoongArch: When the code model is extreme, the symbol address is obtained through macro in… When cmodel=extreme, add macro support and only support macros. - - - - --- 2024-01-05 Lulu Cheng New
[v3,1/2] LoongArch: Add the macro implementation of mcmodel=extreme. When cmodel=extreme, add macro support and only support macros. - - - - --- 2024-01-05 Lulu Cheng New
[v3,2/2] LoongArch: When the code model is extreme, the symbol address is obtained through macro in… When cmodel=extreme, add macro support and only support macros. - - - - --- 2024-01-05 Lulu Cheng New
[1/3] LoongArch: Optimized some of the symbolic expansion instructions generated during bitwise ope… [1/3] LoongArch: Optimized some of the symbolic expansion instructions generated during bitwise ope… - - - - --- 2024-01-06 Lulu Cheng New
[2/3] LoongArch: Redundant sign extension elimination optimization. [1/3] LoongArch: Optimized some of the symbolic expansion instructions generated during bitwise ope… - - - - --- 2024-01-06 Lulu Cheng New
[3/3] LoongArch: Redundant sign extension elimination optimization 2. [1/3] LoongArch: Optimized some of the symbolic expansion instructions generated during bitwise ope… - - - - --- 2024-01-06 Lulu Cheng New
LoongArch: Assign the '/u' attribute to the mem to which the global offset table belongs. LoongArch: Assign the '/u' attribute to the mem to which the global offset table belongs. - - - - --- 2024-01-13 Lulu Cheng New
LoongArch: Disable TLS type symbols from generating non-zero offsets. LoongArch: Disable TLS type symbols from generating non-zero offsets. - - - - --- 2024-01-23 Lulu Cheng New
[v4,1/4] LoongArch: Merge template got_load_tls_{ld/gd/le/ie}. When cmodel=extreme, add macro support and only support macros. - - - - --- 2024-01-26 Lulu Cheng New
[v4,2/4] LoongArch: Add the macro implementation of mcmodel=extreme. When cmodel=extreme, add macro support and only support macros. - - - - --- 2024-01-26 Lulu Cheng New
[v4,3/4] LoongArch: Enable explicit reloc for extreme TLS GD/LD with -mexplicit-relocs=auto. When cmodel=extreme, add macro support and only support macros. - - - - --- 2024-01-26 Lulu Cheng New
[v4,4/4] LoongArch: Added support for loading __get_tls_addr symbol address using call36. When cmodel=extreme, add macro support and only support macros. - - - - --- 2024-01-26 Lulu Cheng New
[v5,1/5] LoongArch: Merge template got_load_tls_{ld/gd/le/ie}. When cmodel=extreme, add macro implementation and fix problems with explicit relos implementation. - - - - --- 2024-01-29 Lulu Cheng New
[v5,2/5] LoongArch: Add the macro implementation of mcmodel=extreme. When cmodel=extreme, add macro implementation and fix problems with explicit relos implementation. - - - - --- 2024-01-29 Lulu Cheng New
[v5,3/5] LoongArch: Enable explicit reloc for extreme TLS GD/LD with -mexplicit-relocs=auto. When cmodel=extreme, add macro implementation and fix problems with explicit relos implementation. - - - - --- 2024-01-29 Lulu Cheng New
[v5,4/5] LoongArch: Added support for loading __get_tls_addr symbol address using call36. When cmodel=extreme, add macro implementation and fix problems with explicit relos implementation. - - - - --- 2024-01-29 Lulu Cheng New
[v5,5/5] LoongArch: Don't split the instructions containing relocs for extreme code model. When cmodel=extreme, add macro implementation and fix problems with explicit relos implementation. - - - - --- 2024-01-29 Lulu Cheng New
LoongArch: libsanitizer: Enable build lsan and tsan for loongarch64. LoongArch: libsanitizer: Enable build lsan and tsan for loongarch64. - - - - --- 2024-01-30 Lulu Cheng New
LoongArch: Modify the address calculation logic for obtaining array element values through fp. LoongArch: Modify the address calculation logic for obtaining array element values through fp. - - - - --- 2024-01-30 Lulu Cheng New
[v2] LoongArch: Modify the address calculation logic for obtaining array element values through fp. [v2] LoongArch: Modify the address calculation logic for obtaining array element values through fp. - - - - --- 2024-01-30 Lulu Cheng New
[v2] LoongArch: libsanitizer: Enable Lsan and Tsan for loongarch64. [v2] LoongArch: libsanitizer: Enable Lsan and Tsan for loongarch64. - - - - --- 2024-02-04 Lulu Cheng New
[1/2] LoongArch: Fix wrong return value type of __iocsrrd_h. [1/2] LoongArch: Fix wrong return value type of __iocsrrd_h. - - - - --- 2024-02-06 Lulu Cheng New
[2/2] LoongArch: Remove redundant symbol type conversions in larchintrin.h. [1/2] LoongArch: Fix wrong return value type of __iocsrrd_h. - - - - --- 2024-02-06 Lulu Cheng New
[v1,1/4] LoongArch: Delete macro definition ASM_OUTPUT_ALIGN_WITH_NOP. Fix a series of problems caused by - - - - --- 2024-02-21 Lulu Cheng New
[v1,2/4] LoongArch: Check whether binutils supports the relax function. If supported, explicit relo… Fix a series of problems caused by - - - - --- 2024-02-21 Lulu Cheng New
[v1,3/4] LoongArch: Disable relaxation if the assembler don't support conditional branch relaxation… Fix a series of problems caused by - - - - --- 2024-02-21 Lulu Cheng New
[v1,4/4] LoongArch: Define HAVE_AS_TLS to 0 if it's undefined [PR112299] Fix a series of problems caused by - - - - --- 2024-02-21 Lulu Cheng New
[v1,1/4] LoongArch: Delete macro definition ASM_OUTPUT_ALIGN_WITH_NOP. Fix a series of problems caused by - - - - --- 2024-02-21 Lulu Cheng New
[v1,2/4] LoongArch: Check whether binutils supports the relax function. If supported, explicit relo… Fix a series of problems caused by - - - - --- 2024-02-21 Lulu Cheng New
[v1,3/4] LoongArch: Disable relaxation if the assembler don't support conditional branch relaxation… Fix a series of problems caused by - - - - --- 2024-02-21 Lulu Cheng New
[v1,4/4] LoongArch: Define HAVE_AS_TLS to 0 if it's undefined [PR112299] Fix a series of problems caused by - - - - --- 2024-02-21 Lulu Cheng New
[v1,1/4] LoongArch: Delete macro definition ASM_OUTPUT_ALIGN_WITH_NOP. Fix a series of problems caused by ASM_OUTPUT_ALIGN_WITH_NOP (release/gcc-12). - - - - --- 2024-02-21 Lulu Cheng New
[v1,2/4] LoongArch: Check whether binutils supports the relax function. If supported, explicit relo… Fix a series of problems caused by ASM_OUTPUT_ALIGN_WITH_NOP (release/gcc-12). - - - - --- 2024-02-21 Lulu Cheng New
[v1,3/4] LoongArch: Disable relaxation if the assembler don't support conditional branch relaxation… Fix a series of problems caused by ASM_OUTPUT_ALIGN_WITH_NOP (release/gcc-12). - - - - --- 2024-02-21 Lulu Cheng New
[v1,4/4] LoongArch: Define HAVE_AS_TLS to 0 if it's undefined [PR112299] Fix a series of problems caused by ASM_OUTPUT_ALIGN_WITH_NOP (release/gcc-12). - - - - --- 2024-02-21 Lulu Cheng New
[v1] LoongArch: When checking whether the assembler supports conditional branch relaxation, add com… [v1] LoongArch: When checking whether the assembler supports conditional branch relaxation, add com… - - - - --- 2024-02-21 Lulu Cheng New
[v1] LoongArch: Fixed an issue with the implementation of the template atomic_compare_and_swapsi. [v1] LoongArch: Fixed an issue with the implementation of the template atomic_compare_and_swapsi. - - - - --- 2024-03-07 Lulu Cheng New
LoongArch: testsuite: Add compilation options to the regname-fp-s9.c. LoongArch: testsuite: Add compilation options to the regname-fp-s9.c. - - - - --- 2024-03-07 Lulu Cheng New
LoongArch: gcc12: Implement option save/restore. LoongArch: gcc12: Implement option save/restore. - - - - --- 2024-03-17 Lulu Cheng New
LoongArch: gcc13: Implement option save/restore. LoongArch: gcc13: Implement option save/restore. - - - - --- 2024-03-17 Lulu Cheng New
LoongArch: Add descriptions of the compilation options. LoongArch: Add descriptions of the compilation options. - - - - --- 2024-03-30 Lulu Cheng New
Regenerate loongarch.opt.urls. Regenerate loongarch.opt.urls. - 1 - - --- 2024-04-01 Lulu Cheng New
[v1] LoongArch: Set default alignment for functions jumps and loops [PR112919]. [v1] LoongArch: Set default alignment for functions jumps and loops [PR112919]. - - - - --- 2024-04-02 Lulu Cheng New
LoongArch: Add indexes for some compilation options. LoongArch: Add indexes for some compilation options. - - - - --- 2024-04-09 Lulu Cheng New
gcc-13/changes.html (LoongArch): Fix link. gcc-13/changes.html (LoongArch): Fix link. - - - - --- 2024-04-19 Lulu Cheng New
wwwdocs: gcc-14/changes.html: Add Loongarch changes. wwwdocs: gcc-14/changes.html: Add Loongarch changes. - - - - --- 2024-04-23 Lulu Cheng New
[doc] Fix latency in pipeline description example [doc] Fix latency in pipeline description example - - - - --- 2017-11-09 Luis Machado New
[AArch64] Adjust tuning parameters for Falkor [AArch64] Adjust tuning parameters for Falkor - - - - --- 2017-11-15 Luis Machado New
[obv?] Fix missing newlines from local-pure-const pass dump [obv?] Fix missing newlines from local-pure-const pass dump - - - - --- 2017-12-01 Luis Machado New
[1/2] Introduce prefetch-minimum stride option Add a couple new options to control loop prefetch pass - - - - --- 2018-01-22 Luis Machado New
[2/2] Introduce prefetch-dynamic-strides option. Add a couple new options to control loop prefetch pass - - - - --- 2018-01-22 Luis Machado New
Recognize a missed usage of a sbfiz instruction Recognize a missed usage of a sbfiz instruction - - - - --- 2018-02-02 Luis Machado New
[v2] Recognize a missed usage of a sbfiz instruction [v2] Recognize a missed usage of a sbfiz instruction - - - - --- 2018-02-06 Luis Machado New
[AArch64] Update L2 cache size on Falkor's prefetch tuning structure. [AArch64] Update L2 cache size on Falkor's prefetch tuning structure. - - - - --- 2018-03-01 Luis Machado New
[AArch64,Falkor] Falkor address costs tuning [AArch64,Falkor] Falkor address costs tuning - - - - --- 2018-05-22 Luis Machado New
[AArch64,Falkor] Switch to using Falkor-specific vector costs [AArch64,Falkor] Switch to using Falkor-specific vector costs - - - - --- 2018-07-25 Luis Machado New
[AArch64,Falkor] Adjust Falkor's sign extend reg+reg address cost [AArch64,Falkor] Adjust Falkor's sign extend reg+reg address cost - - - - --- 2018-07-25 Luis Machado New
[OBVIOUS] Fix old file reference in gcc/cp/cp-gimplify.c [OBVIOUS] Fix old file reference in gcc/cp/cp-gimplify.c - - - - --- 2019-10-16 Luis Machado New
« 1 2 ... 562 563 5641268 1269 »