Patchwork GNU Compiler Collection

login
register
mail settings

Incoming patches

« Previous 1 2 ... 355 356 357 358 359 360 361 362 363 ... 478 479 Next »
Filters: State = Action Required remove filter    |    Archived = No remove filter
Patch A/R/T Date Submitter Delegate State
Add sync_int_long target selector to gcc.dg/pr65345-2.c 0 0 0 2015-05-01 Renlin Li New
[AARCH64] Use shl for vec_shr_<mode> rtx pattern. 0 0 0 2015-04-30 Renlin Li New
[AARCH64] Use shl for vec_shr_<mode> rtx pattern. 0 0 0 2015-04-28 Renlin Li New
[libstc++v3] Add new dg-require-thread-fence directive. 0 0 0 2015-04-22 Renlin Li New
[AARCH64] Use mov for add with large immediate. 0 0 0 2015-04-21 Renlin Li New
[libstc++v3] Add new dg-require-thread-fence directive. 0 0 0 2015-04-21 Renlin Li New
Enable two UNSIGNED_FLOAT simplifications in simplify_unary_operation_1 0 0 0 2015-03-20 Renlin Li New
[COMMITTED,DOC] Fix an obvious typo in md.texi 0 0 0 2015-03-03 Renlin Li New
Optimize bfi by remove redundant zero_extend 0 0 0 2015-02-13 Renlin Li New
[4.9] Backport "Fix register corruption bug in ree" 0 0 0 2015-02-06 Renlin Li New
Keep location info when expand complex component-wise load/store. 0 0 0 2015-02-05 Renlin Li New
Remve xfail for wrapped target from libstdc++-v3/testsuite/27_io/ios_base/sync_with_stdio/1.cc 0 0 0 2015-02-03 Renlin Li New
[AARCH64] Fix TLS local exec model addressing code generation inconsistency. 0 0 0 2015-01-20 Renlin Li New
Skip g++.dg/tls testes on target using status wrapper 0 0 0 2015-01-20 Renlin Li New
Enable gcc/testsuite/gcc.dg/builtin-apply2.c for aarch64 0 0 0 2015-01-15 Renlin Li New
[AARCH64] Fix syntax error in target selector "-O2" for volatileloadpair-1.c & volatileloadpair-2.c 0 0 0 2015-01-15 Renlin Li New
[ARM] Make CLZ_DEFINED_VALUE_AT_ZERO and CTZ_DEFINED_VALUE_AT_ZERO return 2. 0 0 0 2015-01-13 Renlin Li New
PATCH][ARM][4.8]Backport "Fix definition of __ARM_SIZEOF_WCHAR_T" 0 0 0 2015-01-13 Renlin Li New
[AARCH64,PR63424,4.9] Backport "Fix PR63424 by adding <su><maxmin>v2di3 pattern" 0 0 0 2015-01-07 Renlin Li New
[ARM,4.9] Backport "Fix definition of __ARM_SIZEOF_WCHAR_T" 0 0 0 2015-01-07 Renlin Li New
[ARM] Fix __ARM_SIZEOF_WCHAR_T definition. 0 0 0 2014-12-16 Renlin Li New
[AARCH64] Add ACLE 2.0 predefined macros: __ARM_ALIGN_MAX_PWR and __ARM_ALIGN_MAX_STACK_PWR 0 0 0 2014-12-16 Renlin Li New
[AARCH64] Use AARCH64_FL_FPSIMD flags for all cores in aarch64-cores.def 0 0 0 2014-12-10 Renlin Li New
[AARCH64,4.9] Backport "Use selected cpu's tuning when no tuning parameter is specified." 0 0 0 2014-12-10 Renlin Li New
[AARCH64] Fix AArch64 CLZ_DEFINED_AT_ZERO and CTZ_DEFINED_AT_ZERO definition. 0 0 0 2014-12-10 Renlin Li New
[AARCH64] Clarify the usage of SCHED in AARCH64_CORE macro 0 0 0 2014-12-03 Renlin Li New
[Ping] Re: [PR63762][4.9] Backport the patch which fixes "GCC generates UNPREDICTABLE STR with Rn = Rt for arm" 0 0 0 2014-12-01 Renlin Li New
[Ping] Re: [PR63762][4.9] Backport the patch which fixes "GCC generates UNPREDICTABLE STR with Rn = Rt for arm" 0 0 0 2014-11-27 Renlin Li New
[PR63661] Add a test case for trunk. 0 0 0 2014-11-27 Renlin Li New
[Ping] Re: [PR63762][4.9] Backport the patch which fixes "GCC generates UNPREDICTABLE STR with Rn = Rt for arm" 0 0 0 2014-11-27 Renlin Li New
[AARCH64] Use selected cpu's tuning when no tuning parameter is specified. 0 0 0 2014-11-27 Renlin Li New
[Ping] Re: [PR63762][4.9] Backport the patch which fixes "GCC generates UNPREDICTABLE STR with Rn = Rt for arm" 0 0 0 2014-11-26 Renlin Li New
Add myself to MAINTAINERS 0 0 0 2014-11-21 Renlin Li New
[PR63762,4.9] Backport the patch which fixes "GCC generates UNPREDICTABLE STR with Rn = Rt for arm" 0 0 0 2014-11-20 Renlin Li New
[PR63762] GCC generates UNPREDICTABLE STR with Rn = Rt for arm 0 0 0 2014-11-18 Renlin Li New
[AARCH64] Add ACLE more predefined macros 0 0 0 2014-11-17 Renlin Li New
Partially fix PR61529, bound basic block frequency 0 0 0 2014-11-06 Renlin Li New
Partially fix PR61529, bound basic block frequency 0 0 0 2014-11-06 Renlin Li New
Partially fix PR61529, bound basic block frequency 0 0 0 2014-11-06 Renlin Li New
[AARCH64] Fix PR63424 by adding <su><maxmin>v2di3 pattern 0 0 0 2014-10-31 Renlin Li New
[AARCH64] Add ACLE arch-related predefined macros 0 0 0 2014-10-31 Renlin Li New
Partially fix PR61529, bound basic block frequency 0 0 0 2014-10-29 Renlin Li New
[AARCH64,03] Add ACLE 2.0 predefined macros: Define __ARM_SIZEOF_MINIMAL_ENUM macro 0 0 0 2014-10-15 Renlin Li New
[AARCH64,02] Add ACLE 2.0 predefined macros: More macros which are unconditional 0 0 0 2014-10-15 Renlin Li New
[AARCH64,01] Add ACLE 2.0 predefined marcos: Add __ARM_BIG_ENDIAN marco 0 0 0 2014-10-15 Renlin Li New
[AARCH64] Remove unused variable and marco 0 0 0 2014-10-13 Renlin Li New
[ARM] Add ACLE 2.0 predefined marco __ARM_FEATURE_IDIV 0 0 0 2014-10-13 Renlin Li New
[AARCH64] combine "ubfiz" and "orr" with bfi when certain condition meets. 0 0 0 2014-03-16 Renlin Li New
[AARCH64] Amend AArch64 frame layout comment. 0 0 0 2014-03-16 Renlin Li New
[AARCH64] combine "ubfiz" and "orr" with bfi when certain condition meets. 0 0 0 2014-02-25 Renlin Li New
[PING,AARCH64] Resolves testsuite/gcc.target/aarch64/aapcs64/ret-func-1.c regression 0 0 0 2014-02-24 Renlin Li New
[AARCH64] Adjust address with offset assembler format 0 0 0 2014-02-12 Renlin Li New
[ARM] fix potential testsuite/gcc.target/arm/fixed_float_conversion.c regression 0 0 0 2014-02-03 Renlin Li New
[AARCH64] Resolves testsuite/gcc.target/aarch64/aapcs64/ret-func-1.c regression 0 0 0 2014-02-03 Renlin Li New
[ARM] fix a typo in ftest-armv7a-thumb.c 0 0 0 2014-02-03 Renlin Li New
[AARCH64] Resolves testsuite/gcc.target/aarch64/aapcs64/ret-func-1.c regression 0 0 0 2014-02-02 Renlin Li New
[ARM] Add support for armv7ve into gcc 0 0 0 2014-01-27 Renlin Li New
Resolve pr44194-1.c failure by refining scan-rtl-dump-not pattern 0 0 0 2014-01-10 Renlin Li New
[ARM] Use of vcvt for float to fixed point conversions. 0 0 0 2013-12-24 Renlin Li New
[ARM] add armv7ve support 0 0 0 2013-12-20 Renlin Li New
[ARM] Use of vcvt for float to fixed point conversions. 0 0 0 2013-11-20 Renlin Li New
[ARM] Add support for armv7ve into gcc 0 0 0 2013-11-19 Renlin Li New
[ARM] Use cortex tune_params for armv8-a architecture 0 0 0 2013-10-04 Renlin Li New
[ARM] Replace gen_rtx_PLUS with plus_constant 0 0 0 2013-09-30 Renlin Li New
[AARCH64] Replace gen_rtx_PLUS with plus_constant 0 0 0 2013-09-30 Renlin Li New
[ARM] Replace gen_rtx_PLUS with plus_constant 0 0 0 2013-09-20 Renlin Li New
[AARCH64] Replace gen_rtx_PLUS with plus_constant 0 0 0 2013-09-20 Renlin Li New
[SMS,2/2,RFC] Register pressure estimation for the partial schedule (re-submission) 0 0 0 2012-01-01 Revital Eres New
[SMS] Prevent the creation of reg-moves for definitions with MODE_CC 0 0 0 2012-01-01 Revital Eres New
[SMS] Prevent the creation of reg-moves for non allocatable definition​s (re-submission) 0 0 0 2011-12-21 Revital Eres New
[SMS] Prevent the creation of reg-moves for definitions with MODE_CC 0 0 0 2011-12-20 Revital Eres New
[SMS,1/2,RFC] Support traversing PS in reverse order 0 0 0 2011-12-18 Revital Eres New
[SMS,2/2,RFC] Register pressure estimation for the partial schedule (re-submission) 0 0 0 2011-12-18 Revital Eres New
[SMS] Add missing free operation in mark_loop_unsched 0 0 0 2011-12-12 Revital Eres New
[PR,testsuite/47013] Fix SMS testsuite faliures (re-submission) 0 0 0 2011-11-27 Revital Eres New
[SMS,2/2,RFC] Register pressure estimation for the partial schedule 0 0 0 2011-11-21 Revital Eres New
[SMS,1/2,RFC] Support traversing PS in reverse order 0 0 0 2011-11-21 Revital Eres New
[SMS] Fix marking of SMSed loops as BB_DISABLE_SCHEDULE 0 0 0 2011-10-28 Revital Eres New
[SMS] Fix marking of SMSed loops as BB_DISABLE_SCHEDULE 0 0 0 2011-10-27 Revital Eres New
[SMS,2/2] Support instructions with REG_INC_NOTE (second try) 0 0 0 2011-09-30 Revital Eres New
[SMS,1/2] Avoid generating redundant reg-moves 0 0 0 2011-09-30 Revital Eres New
[SMS,2/2] Support instructions with REG_INC_NOTE (second try) 0 0 0 2011-09-26 Revital Eres New
[SMS,1/2] Avoid generating redundant reg-moves 0 0 0 2011-09-26 Revital Eres New
[SMS] Minor misc. fixes 0 0 0 2011-09-12 Revital Eres New
[SMS] Minor misc. fixes 0 0 0 2011-09-08 Revital Eres New
[SMS] Support instructions with REG_INC_NOTE (re-submisson) 0 0 0 2011-08-15 Revital Eres New
[SMS] Fix violation of memory dependence 0 0 0 2011-06-15 Revital Eres New
[SMS,1/4] Fix calculation of row_rest_count 0 0 0 2011-06-14 Revital Eres New
[SMS] Fix violation of memory dependence 0 0 0 2011-06-13 Revital Eres New
[SMS] Fix calculation of issue_rate 0 0 0 2011-05-19 Revital Eres New
[SMS,4/4] Misc. fixes 0 0 0 2011-05-19 Revital Eres New
[SMS,3/4] Optimize stage count 0 0 0 2011-05-19 Revital Eres New
[SMS,2/4] Move the creation of anti-dep edge 0 0 0 2011-05-19 Revital Eres New
[SMS,1/4] Fix calculation of row_rest_count 0 0 0 2011-05-19 Revital Eres New
[PR,testsuite/47013] Fix SMS testsuite faliures (re-submission) 0 0 0 2011-05-17 Revital Eres New
[PR,testsuite/47013] Fix SMS testsuite faliures 0 0 0 2011-05-16 Revital Eres New
[SMS,1/3] Support closing_branch_deps (second try) 0 0 0 2011-05-12 Revital Eres New
[PR,testsuite/47013] Fix SMS testsuite faliures 0 0 0 2011-05-12 Revital Eres New
[SMS,2/3] Skip DEBUG_INSNs while recognizing doloop 0 0 0 2011-05-12 Revital Eres New
[SMS,3/3] Skip DEBUG_INSN in loop-doloo​​​p. 0 0 0 2011-05-08 Revital Eres New