Patches

Show patches with: State = Action Required       |    Archived = No   
« 1 2 ... 255 256 257564 565 »
Patch A/R/T S/W/F Date Submitter Delegate State
[AArch64] Skip aarch64*-*-* for g++.dg/cpp0x/alias-decl-debug-0.C - - - 0 0 0 2013-05-28 Yufeng Zhang New
[AArch64] Skip gcc.target/aarch64/assembler_arch_1.c if assembler does not support it - - - 0 0 0 2016-02-16 Kyrill Tkachov New
[AArch64] Some aarch64-builtins.c cleanup. - - - 0 0 0 2014-08-04 James Greenhalgh New
[AArch64] Specify CRC and Crypto support for Cortex-A53, A57 - - - 0 0 0 2014-01-16 Kyrylo Tkachov New
[AArch64] Split a move of Q-reg vectors contained in general regs. - - - 0 0 0 2012-09-10 Tejas Belagod New
[AArch64] Support --mcmodel=tiny. - - - 0 0 0 2013-05-29 Marcus Shawcroft New
[AArch64] Support AdvSIMD MOVI / MVNI shifting ones variant. - - - 0 0 0 2013-07-12 Tejas Belagod New
[AArch64] Support BFI instruction and insv standard pattern - - - 0 0 0 2013-05-30 Ian Bolton New
[AArch64] Support BFI instruction and insv standard pattern - - - 0 0 0 2013-05-20 Ian Bolton New
[AArch64] Support BFI instruction and insv standard pattern - - - 0 0 0 2013-05-08 Ian Bolton New
[AArch64] Support BFXIL in the backend - - - 0 0 0 2013-06-27 Ian Bolton New
[AArch64] Support BICS instruction in the backend - - - 0 0 0 2013-05-01 Ian Bolton New
[AArch64] Support BICS instruction in the backend - - - 0 0 0 2013-04-26 Ian Bolton New
[AArch64] Support EXTR in backend - - - 0 0 0 2013-03-14 Ian Bolton New
[AArch64] Support LDR/STR to/from S and D registers - - - 0 0 0 2013-04-26 Ian Bolton New
[AArch64] Support NEG in vector registers for DI and SI mode - - - 0 0 0 2013-07-23 Ian Bolton New
[AArch64] Support ROR in backend - - - 0 0 0 2013-03-14 Ian Bolton New
[AArch64] Support SADDL/SSUBL/UADDL/USUBL - - - 0 0 0 2013-09-30 Vidya Praveen New
[AArch64] Support SBC in the backend - - - 0 0 0 2013-03-14 Ian Bolton New
[AArch64] Support SISD Shifts (SHL/USHR/SSHL/USHL/SSHR) - - - 0 0 0 2013-08-20 Vidya Praveen New
[AArch64] Support SISD variants of SCVTF,UCVTF - - - 0 0 0 2014-01-13 Vidya Praveen New
[AArch64] Support abs standard pattern for DI mode - - - 0 0 0 2013-06-25 Ian Bolton New
[AArch64] Support float->int conversions in vector registers. - - - 0 0 0 2013-05-01 James Greenhalgh New
[AArch64] Support for CLZ - - - 0 0 0 2013-05-22 Vidya Praveen New
[AArch64] Support for SMLAL/SMLSL/UMLAL/UMLSL - - - 0 0 0 2013-06-14 Vidya Praveen New
[AArch64] Support missing vcond pattern by adding/using vec_cmp/vcond_mask patterns. - - - 0 0 0 2016-05-17 Bin Cheng New
[AArch64] Support scalar form of FABD - - - 0 0 0 2013-05-02 Vidya Praveen New
[AArch64] Support vrecp<esx> neon intrinsics in RTL. - - - 0 0 0 2013-04-22 James Greenhalgh New
[AArch64] Switch constant pools to separate rodata sections. - - - 0 0 0 2015-11-09 Ramana Radhakrishnan New
[AArch64] Switch constant pools to separate rodata sections. - - - 0 0 0 2015-11-04 Ramana Radhakrishnan New
[AArch64] Switch constant pools to separate rodata sections. - - - 0 0 0 2015-11-03 Ramana Radhakrishnan New
[AArch64] Sync merge libffi - fix call frame information in ffi_closure_SYSV - - - 0 0 0 2014-02-28 Yufeng Zhang New
[AArch64] Testcase fix for __ATOMIC_CONSUME - - - 0 0 0 2015-02-18 Alex Velenko New
[AArch64] Testcase fix for __ATOMIC_CONSUME - - - 0 0 0 2015-01-27 Alex Velenko New
[AArch64] Testcase fix for __ATOMIC_CONSUME - - - 0 0 0 2015-01-21 Alex Velenko New
[AArch64] Testcases for ANDS instruction - - - 0 0 0 2013-05-01 Ian Bolton New
[AArch64] Testcases for ANDS instruction - - - 0 0 0 2013-04-26 Ian Bolton New
[AArch64] Testcases for TST instruction - - - 0 0 0 2013-05-02 Ian Bolton New
[AArch64] Tidy up aarch64_simd_expand_args - - - 0 0 0 2014-11-17 Alan Lawrence New
[AArch64] Tidy: remove unused qualifier_const_pointer - - - 0 0 0 2014-08-20 Alan Lawrence New
[AArch64] Tie operand 1 to operand 0 in AESMC pattern when AES/AESMC fusion is enabled - - - 0 0 0 2016-05-20 Kyrill Tkachov New
[AArch64] Tighten direct call pattern to repair -fno-plt - - - 0 0 0 2015-07-16 Jiong Wang New
[AArch64] Tighten predicate for CMP pattern. - - - 0 0 0 2012-09-26 Marcus Shawcroft New
[AArch64] Tighten predicate for CMP pattern. - - - 0 0 0 2012-09-10 Tejas Belagod New
[AArch64] Tighten predicates on SIMD shift intrinsics - - - 0 0 0 2014-09-25 James Greenhalgh New
[AArch64] Tighten predicates on SIMD shift intrinsics - - - 0 0 0 2014-09-11 James Greenhalgh New
[AArch64] Update comments on the usage of X30 in FIXED_REGISTERS and CALL_USED_REGISTERS - - - 0 0 0 2015-10-16 Jiong Wang New
[AArch64] Update definitions of _FP_W_TYPE and _FP_WS_TYPE in libgcc to be based on 'long long' - - - 0 0 0 2013-04-18 Yufeng Zhang New
[AArch64] Update insv_1.c test for Big Endian - - - 0 0 0 2013-06-24 Ian Bolton New
[AArch64] Update patterns to support FP zero - - - 0 0 0 2015-10-08 Wilco New
[AArch64] Update target testcases for gnu11 - - - 0 0 0 2014-10-21 Jiong Wang New
[AArch64] Use "multiple" for type, where more than one instruction is used for a move - - - 0 0 0 2013-09-06 James Greenhalgh New
[AArch64] Use CC_Z and CC_NZ with csinc and similar instructions - - - 0 0 0 2014-09-02 Kyrylo Tkachov New
[AArch64] Use CC_Z and CC_NZ with csinc and similar instructions - - - 0 0 0 2014-08-19 Kyrylo Tkachov New
[AArch64] Use CC_Z and CC_NZ with csinc and similar instructions - - - 0 0 0 2014-08-19 Kyrylo Tkachov New
[AArch64] Use CC_Z and CC_NZ with csinc and similar instructions - - - 0 0 0 2014-08-18 Kyrylo Tkachov New
[AArch64] Use CSINC instead of CSEL to return 1 - - - 0 0 0 2012-11-06 Ian Bolton New
[AArch64] Use Cortex A53 rtx costs table in aarch64 - - - 0 0 0 2013-11-25 Kyrylo Tkachov New
[AArch64] Use Cortex-A57 rtx costs for the generic CPU - - - 0 0 0 2014-02-26 Kyrylo Tkachov New
[AArch64] Use Enums for code models option selection - - - 0 0 0 2012-06-28 Tejas Belagod New
[AArch64] Use GCC builtins to count leading/tailing zeros - - - 0 0 0 2014-01-07 Yufeng Zhang New
[AArch64] Use MOVN to generate 64-bit negative immediates where sensible - - - 0 0 0 2014-08-13 Kyrylo Tkachov New
[AArch64] Use MOVN to generate 64-bit negative immediates where sensible - - - 0 0 0 2014-08-07 Kyrylo Tkachov New
[AArch64] Use MOVN to generate 64-bit negative immediates where sensible - - - 0 0 0 2014-08-07 Kyrylo Tkachov New
[AArch64] Use MOVN to generate 64-bit negative immediates where sensible - - - 0 0 0 2014-05-08 Ian Bolton New
[AArch64] Use REG_P and CONST_INT_P instead of GET_CODE + comparison - - - 0 0 0 2014-08-05 Kyrylo Tkachov New
[AArch64] Use __aarch64_vget_lane* macros for getting the lane in some lane multiply intrinsics - - - 0 0 0 2014-09-08 Kyrylo Tkachov New
[AArch64] Use aarch64_sync_memory_operand in atomic_store<mode> pattern - - - 0 0 0 2015-12-04 Bin Cheng New
[AArch64] Use cinc for if_then_else of plus-immediates - - - 0 0 0 2015-07-16 Kyrylo Tkachov New
[AArch64] Use cinc mnemonic for *csinc2<mode>_insn - - - 0 0 0 2015-07-15 Kyrylo Tkachov New
[AArch64] Use common rtx cost table structures with arm - - - 0 0 0 2013-11-13 Kyrylo Tkachov New
[AArch64] Use conditional negate for abs expansion - - - 0 0 0 2015-05-14 Wilco New
[AArch64] Use conditional negate for abs expansion - - - 0 0 0 2015-03-03 Wilco New
[AArch64] Use default_elf_asm_named_section instead of special cased hook - - - 0 0 0 2015-10-02 Ramana Radhakrishnan New
[AArch64] Use extend_arith rtx cost appropriately - - - 0 0 0 2015-04-20 Kyrylo Tkachov New
[AArch64] Use llfloor and llceil for vcvtmd_s64_f64 and vcvtpd_s64_f64 in arm_neon.h - - - 0 0 0 2014-01-06 Yufeng Zhang New
[AArch64] Use logics_imm type for 2nd alternative of *and<mode>3nr_compare0 - - - 0 0 0 2015-09-10 Kyrylo Tkachov New
[AArch64] Use neon_<ldm,stm>_2 where appropriate as "type". - - - 0 0 0 2013-09-06 James Greenhalgh New
[AArch64] Use popcount_hwi instead of homebrew version - - - 0 0 0 2015-08-19 Kyrylo Tkachov New
[AArch64] Use preferred aliases for CSNEG, CSINC, CSINV - - - 0 0 0 2015-09-01 Kyrylo Tkachov New
[AArch64] Use software sqrt expansion always for -mlow-precision-recip-sqrt - - - 0 0 0 2016-01-11 James Greenhalgh New
[AArch64] Use std::swap instead of manually swapping - - - 0 0 0 2014-11-13 Kyrylo Tkachov New
[AArch64] Use std::swap instead of manually swapping in aarch64-ldpstp.md - - - 0 0 0 2015-02-04 Kyrylo Tkachov New
[AArch64] Use target builtin instead of __builtin_sqrt for vsqrt_f64 - - - 0 0 0 2015-02-05 James Greenhalgh New
[AArch64] Use target builtin instead of __builtin_sqrt for vsqrt_f64 - - - 0 0 0 2015-01-12 Kyrylo Tkachov New
[AArch64] VDUP Testcases - - - 0 0 0 2014-03-14 Alex Velenko New
[AArch64] Vector cost model. - - - 0 0 0 2013-06-25 Tejas Belagod New
[AArch64] Vector shift by 64 fix - - - 0 0 0 2014-01-06 Alex Velenko New
[AArch64] Vectorise bswap[16,32,64] - - - 0 0 0 2014-04-16 Kyrylo Tkachov New
[AArch64] Vectorise bswap[16,32,64] - - - 0 0 0 2014-04-15 Kyrylo Tkachov New
[AArch64] Vectorize over more math.h functions. - - - 0 0 0 2013-04-26 James Greenhalgh New
[AArch64] Vneg NEON intrinsics modified - - - 0 0 0 2013-10-08 Alex Velenko New
[AArch64] Vreinterpret re-implemention for stage-1 - - - 0 0 0 2014-02-13 Alex Velenko New
[AArch64] Whitespace fix. - - - 0 0 0 2013-11-19 Marcus Shawcroft New
[AArch64] Wire up Cortex-A57 rtx costs - - - 0 0 0 2014-01-30 Kyrylo Tkachov New
[AArch64] Wire up TARGET_SIMD and TARGET_FLOAT properly - - - 0 0 0 2014-04-07 Kyrylo Tkachov New
[AArch64] Wire up vqdmullh_laneq_s16 and vqdmullh_laneq_s32 - - - 0 0 0 2014-09-24 James Greenhalgh New
[AArch64] Work around PR target/64971 - - - 0 0 0 2016-04-15 Kyrill Tkachov New
[AArch64] allow 16 bytes constants in constant pool. - - - 0 0 0 2012-09-06 Marcus Shawcroft New
[AArch64] arm_neon.h - add vpaddd_f64, vpaddd_s64, vpaddd_u64 intrinsics - - - 0 0 0 2014-07-31 James Greenhalgh New
« 1 2 ... 255 256 257564 565 »