Patchwork GNU Compiler Collection

login
register
mail settings

Incoming patches

« Previous 1 2 ... 213 214 215 216 217 218 219 220 221 ... 485 486 Next »
Filters: State = Action Required remove filter    |    Archived = No remove filter
Patch A/R/T Date Submitter Delegate State
[AArch64] Make argument of ld1 intrinsics const. 0 0 0 2013-01-07 James Greenhalgh New
[AArch64] Make gentune.sh also generate "generic_sched" attribute 0 0 0 2014-12-17 James Greenhalgh New
[AArch64] Make gentune.sh also generate "generic_sched" attribute 0 0 0 2014-09-25 James Greenhalgh New
[AArch64] Make integer vabs intrinsics UNSPECs 0 0 0 2015-01-28 James Greenhalgh New
[AArch64] Make omit-frame-pointer work correctly 0 0 0 2013-03-28 Ian Bolton New
[AArch64] Make reduc_* operations bigendian-safe. 0 0 0 2013-11-15 Tejas Belagod New
[AArch64] Make sure start callee-save offset for D registers aligned 0 0 0 2014-06-05 Jiong Wang New
[AArch64] Make vabs<q>_f<32, 64> a tree/gimple intrinsic. 0 0 0 2013-04-25 James Greenhalgh New
[AArch64] Make zero_extends explicit for common SImode patterns 0 0 0 2012-12-14 Ian Bolton New
[AArch64] Make zero_extends explicit for common SImode patterns 0 0 0 2012-12-13 Ian Bolton New
[AArch64] Make zero_extends explicit for some SImode patterns 0 0 0 2013-01-15 Ian Bolton New
[AArch64] Map fcvt intrinsics to builtin name directly. 0 0 0 2013-04-26 James Greenhalgh New
[AArch64] Map frint intrinsics to standard pattern names directly. 0 0 0 2013-04-26 James Greenhalgh New
[AArch64] Map standard pattern names to NEON intrinsics directly. 0 0 0 2013-04-22 James Greenhalgh New
[AArch64] Minor refactoring of aarch64_add_offset 0 0 0 2013-06-25 Yufeng Zhang New
[AArch64] Minor refactoring of aarch64_force_temporary 0 0 0 2013-06-25 Yufeng Zhang New
[AArch64] Move immediate into Advanced SIMD scalar. 0 0 0 2012-09-10 Tejas Belagod New
[AArch64] NEON vadd_f64 and vsub_f64 intrinsics modified 0 0 0 2013-10-08 Alex Velenko New
[AArch64] NEON vclz intrinsic modified 0 0 0 2013-10-08 Alex Velenko New
[AArch64] NEON vdup testcases 0 0 0 2014-01-16 Alex Velenko New
[AArch64] Negate and set flags in shift mode 0 0 0 2013-04-10 Hurugalawadi, Naveen New
[AArch64] Negate with Compare instruction 0 0 0 2013-04-22 Hurugalawadi, Naveen New
[AArch64] Negate with Compare instruction 0 0 0 2013-04-19 Hurugalawadi, Naveen New
[AArch64] Obvious - Fix return types for vaddvq_<su>64 0 0 0 2013-09-04 James Greenhalgh New
[AArch64] One-liner: fix type of an add in SIMD registers 0 0 0 2014-08-20 Alan Lawrence New
[AArch64] Optimise comparison where intermediate result not used 0 0 0 2012-11-06 Ian Bolton New
[AArch64] Optimized implementation of vget_low_* in arm_neon.h. 0 0 0 2013-08-20 Tejas Belagod New
[AArch64] PR 61749: Do not ICE in lane intrinsics when passed non-constant lane number 0 0 0 2014-09-05 Kyrylo Tkachov New
[AArch64] PR 63521. define REG_ALLOC_ORDER/HONOR_REG_ALLOC_ORDER 0 0 0 2015-05-20 Jiong Wang New
[AArch64] PR 64448: Combine ((x ^ y) & m) ^ x into bsl/bif instruction 0 0 0 2015-01-16 Kyrylo Tkachov New
[AArch64] PR target 66049: fix add/extend gcc test suite failures 0 0 0 2015-05-19 venkataramanan.kumar@amd.com New
[AArch64] PR target/66200 - gcc / libstdc++ TLC for weak memory models. 0 0 0 2015-05-21 Ramana Radhakrishnan New
[AArch64] PR target/66200 - gcc / libstdc++ TLC for weak memory models. 0 0 0 2015-05-20 Ramana Radhakrishnan New
[AArch64] PR target/66731 Fix fnmul insn with -frounding-math 0 0 0 2015-07-16 Szabolcs Nagy New
[AArch64] PR target/66731 Fix fnmul insn with -frounding-math 0 0 0 2015-07-09 Szabolcs Nagy New
[AArch64] PR target/66731 Fix fnmul insn with -frounding-math 0 0 0 2015-07-06 Szabolcs Nagy New
[AArch64] PR/64134: Make aarch64_expand_vector_init use 'ins' more often 0 0 0 2015-04-17 Alan Lawrence New
[AArch64] PR63870 Improve error messages for NEON single lane memory access intrinsics 0 0 0 2015-06-08 Alan Lawrence New
[AArch64] Peepholes to generate ldp and stp instructions 0 0 0 2013-03-26 Hurugalawadi, Naveen New
[AArch64] Prefer dup to zip for vec_perm_const; enable dup for bigendian; add testcase. 0 0 0 2014-08-04 Alan Lawrence New
[AArch64] Prevent generic pipeline description from dominating other pipeline descriptions. 0 0 0 2013-09-10 James Greenhalgh New
[AArch64] Properly cost MNEG/[SU]MNEGL patterns 0 0 0 2015-04-20 Kyrylo Tkachov New
[AArch64] Properly cost sign_extend+ashiftrt version of sbfx 0 0 0 2015-05-01 Kyrylo Tkachov New
[AArch64] Properly guard CUMULATIVE_ARGS definition and remove 'enum' from machine_mode in aarch64.h 0 0 0 2014-10-31 Kyrylo Tkachov New
[AArch64] Properly handle SHIFT ops and EXTEND in aarch64_rtx_mult_cost 0 0 0 2015-04-20 Kyrylo Tkachov New
[AArch64] Properly handle simple arith+extend ops in rtx costs 0 0 0 2015-07-28 Kyrylo Tkachov New
[AArch64] RFA: Use new rtl iterators in arm_cannot_copy_insn 0 0 0 2014-11-05 Richard Sandiford New
[AArch64] Re-organize aarch64_classify_symbol 0 0 0 2013-05-30 Marcus Shawcroft New
[AArch64] Refactor Advanced SIMD builtin initialisation. 0 0 0 2012-11-12 James Greenhalgh New
[AArch64] Refactor Advanced SIMD builtin initialisation. 0 0 0 2012-10-05 James Greenhalgh New
[AArch64] Refactor aarch64_mov_operand predicate. 0 0 0 2013-05-23 Marcus Shawcroft New
[AArch64] Refactor acquire/release determination into output template 0 0 0 2014-06-04 Jones, Joel New
[AArch64] Refactor reduc_<su>plus patterns. 0 0 0 2013-04-30 James Greenhalgh New
[AArch64] Refactor thunks code generation 0 0 0 2012-11-16 James Greenhalgh New
[AArch64] Refactor vector max and min RTL and builtins. 0 0 0 2013-04-30 James Greenhalgh New
[AArch64] Relax CANNOT_CHANGE_MODE_CLASS. 0 0 0 2014-01-16 Tejas Belagod New
[AArch64] Relax CANNOT_CHANGE_MODE_CLASS. 0 0 0 2013-11-28 Tejas Belagod New
[AArch64] Relax modes_tieable_p and cannot_change_mode_class 0 0 0 2014-02-18 James Greenhalgh New
[AArch64] Remap neon vcmp functions to C/TREE 0 0 0 2013-04-30 James Greenhalgh New
[AArch64] Remember to cost operand 0 in FP compare-with-0.0 case 0 0 0 2015-05-01 Kyrylo Tkachov New
[AArch64] Remove "mode", "mode2" attributes 0 0 0 2013-11-19 James Greenhalgh New
[AArch64] Remove Usa constraint. 0 0 0 2013-05-23 Marcus Shawcroft New
[AArch64] Remove an unused reload hook. 0 0 0 2015-01-26 Matthew Wahab New
[AArch64] Remove arm_neon.h's dependency on stdint's macros. 0 0 0 2013-08-30 Tejas Belagod New
[AArch64] Remove crypto extension from default for cortex-a53, cortex-a57 0 0 0 2014-11-25 Kyrylo Tkachov New
[AArch64] Remove crypto extension from default for cortex-a53, cortex-a57 0 0 0 2014-11-25 Gerald Pfeifer New
[AArch64] Remove crypto extension from default for cortex-a53, cortex-a57 0 0 0 2014-11-18 Kyrylo Tkachov New
[AArch64] Remove crypto extension from default for cortex-a53, cortex-a57 0 0 0 2014-11-17 Kyrylo Tkachov New
[AArch64] Remove excessive braces.. 0 0 0 2013-05-31 Marcus Shawcroft New
[AArch64] Remove from arm_neon.h functions not in the spec 0 0 0 2014-05-29 Alan Lawrence New
[AArch64] Remove from arm_neon.h functions not in the spec 0 0 0 2014-05-27 Alan Lawrence New
[AArch64] Remove separate movtf pattern - Use an iterator for all FP modes. 0 0 0 2015-07-24 Ramana Radhakrishnan New
[AArch64] Remove simd_type 0 0 0 2013-11-14 James Greenhalgh New
[AArch64] Remove unnecesssary definition of MEMORY_MOVE_COST 0 0 0 2014-03-18 Ramana Radhakrishnan New
[AArch64] Remove unused VRL2/3/4 iterator values 0 0 0 2015-07-30 Alan Lawrence New
[AArch64] Remove unused VRL2/3/4 iterator values (was: Re: [PATCH 8/15][AArch64] Add support for float14x{4,8}_t vectors/builtins) 0 0 0 2015-07-30 Alan Lawrence New
[AArch64] Remove unused types and variables for abi types 0 0 0 2013-07-02 Yufeng Zhang New
[AArch64] Remove v8type attribute. 0 0 0 2013-11-14 James Greenhalgh New
[AArch64] Remove varargs from aarch64_simd_expand_args 0 0 0 2014-08-20 Alan Lawrence New
[AArch64] Remove/merge redundant iterators 0 0 0 2014-11-13 Alan Lawrence New
[AArch64] Removed unused SLOWMUL target flags 0 0 0 2015-05-15 Kyrylo Tkachov New
[AArch64] Removed unused get_lane and dup_lane builtins. 0 0 0 2014-08-01 Alan Lawrence New
[AArch64] Rename [u]int32x1_t to [u]int32_t (resp 16x1, 8x1) in arm_neon.h 0 0 0 2014-07-24 Alan Lawrence New
[AArch64] Restore recog state after finding pre-madd instruction 0 0 0 2014-10-29 Kyrylo Tkachov New
[AArch64] Restrict the shift value in compare extended shift operation 0 0 0 2013-05-07 Hurugalawadi, Naveen New
[AArch64] Restrict usage of FP/SIMD registers for TImode reload and absdi2 patterns for non-float/simd targets 0 0 0 2014-08-07 Kyrylo Tkachov New
[AArch64] Restrict usage of SBFIZ to valid range only 0 0 0 2012-10-16 Ian Bolton New
[AArch64] Restrict usage of SBFIZ to valid range only 0 0 0 2012-10-15 Ian Bolton New
[AArch64] Restructure arm_neon.h vector types' implementation. 0 0 0 2014-06-27 Tejas Belagod New
[AArch64] Restructure arm_neon.h vector types' implementation. 0 0 0 2014-06-23 Tejas Belagod New
[AArch64] Restructure arm_neon.h vector types's implementation(Take 2). 0 0 0 2014-11-05 tejas belagod New
[AArch64] Restructure arm_neon.h vector types's implementation(Take 2). 0 0 0 2014-10-01 tejas belagod New
[AArch64] Rewrite the vdup_lane intrinsics in C 0 0 0 2013-08-09 James Greenhalgh New
[AArch64] Rewrite v<max,min><nm><q><v>_<sfu><8, 16, 32, 64> intrinsics using builtins. 0 0 0 2013-05-01 James Greenhalgh New
[AArch64] Rewrite vabs<q>_s<8,16,32,64> AdvSIMD intrinsics to fold to tree. 0 0 0 2013-07-19 James Greenhalgh New
[AArch64] Rewrite vabs<q>_s<8,16,32,64> AdvSIMD intrinsics to fold to tree. 0 0 0 2013-07-19 James Greenhalgh New
[AArch64] Rewrite vca<ge, gt, le, lt> Neon patterns in C. 0 0 0 2013-04-30 James Greenhalgh New
[AArch64] Rid the world of NAMED_PARAM 0 0 0 2015-02-04 James Greenhalgh New
[AArch64] Set libgloss_dir for aarch64*-*-* targets 0 0 0 2013-01-10 Yufeng Zhang New
[AArch64] Shift right pattern fix 0 0 0 2014-01-30 Alex Velenko New