Patchwork GNU Compiler Collection

login
register
mail settings

Incoming patches

« Previous 1 2 ... 237 238 239 240 241 242 243 244 245 ... 418 419 Next »
Filters: State = Action Required remove filter    |    Archived = No remove filter
Patch A/R/T Date Submitter Delegate State
[AArch64] Refactor vector max and min RTL and builtins. 0 0 0 2013-04-30 James Greenhalgh New
[AArch64] Fold max and min reduction builtins to tree. 0 0 0 2013-04-30 James Greenhalgh New
[AArch64] Refactor reduc_<su>plus patterns. 0 0 0 2013-04-30 James Greenhalgh New
[AArch64] Rewrite v<max,min><nm><q><v>_<sfu><8, 16, 32, 64> intrinsics using builtins. 0 0 0 2013-05-01 James Greenhalgh New
[AArch64] Support float->int conversions in vector registers. 0 0 0 2013-05-01 James Greenhalgh New
[AArch64] Fix vcond where comparison and result have different types. 0 0 0 2013-05-14 James Greenhalgh New
[AArch64] Fix possible wrong code generation when comparing DImode values. 0 0 0 2013-05-23 James Greenhalgh New
[Testsuite] Fix arm triplets in some testcases. 0 0 0 2013-06-05 James Greenhalgh New
[tree-ssa] RFC: Enable path threading for control variables (PR tree-optimization/54742). 0 0 0 2013-06-07 James Greenhalgh New
[tree-ssa] RFC: Enable path threading for control variables (PR tree-optimization/54742). 0 0 0 2013-06-19 James Greenhalgh New
[AArch64] Convert ld1, st1 arm_neon.h intrinsics to RTL builtins. 0 0 0 2013-07-02 James Greenhalgh New
[AArch64] Convert ld1, st1 arm_neon.h intrinsics to RTL builtins. 0 0 0 2013-07-04 James Greenhalgh New
[AArch64] Rewrite vabs<q>_s<8,16,32,64> AdvSIMD intrinsics to fold to tree. 0 0 0 2013-07-19 James Greenhalgh New
[AArch64] Rewrite vabs<q>_s<8,16,32,64> AdvSIMD intrinsics to fold to tree. 0 0 0 2013-07-19 James Greenhalgh New
[AArch64] Fixup the vget_lane RTL patterns and intrinsics 0 0 0 2013-08-05 James Greenhalgh New
[AArch64] Rewrite the vdup_lane intrinsics in C 0 0 0 2013-08-09 James Greenhalgh New
[AArch64] Fix name of macros called in the vdup_lane Neon intrinsics 0 0 0 2013-08-12 James Greenhalgh New
[AArch64,AArch32,Insn,classification,refactoring,6/N] Remove "neon_type" attribute 0 0 0 2013-08-19 James Greenhalgh New
[AARCH64,Insn,classification,unification,3/N] ALU/shift types 0 0 0 2013-08-19 James Greenhalgh New
[AArch64] Fix categorisation of the frecp* insns. 0 0 0 2013-09-03 James Greenhalgh New
[AArch64] Obvious - Fix return types for vaddvq_<su>64 0 0 0 2013-09-04 James Greenhalgh New
[AArch64,AArch32,Insn,classification,refactoring,6/N] Remove "neon_type" attribute 0 0 0 2013-09-05 James Greenhalgh New
[AARCH64,Insn,classification,unification,3/N] ALU/shift types 0 0 0 2013-09-05 James Greenhalgh New
[ARM] Add "type" attribute to Everything! 0 0 0 2013-09-05 James Greenhalgh New
[AArch64] Fix register constraints for lane intrinsics. 0 0 0 2013-09-06 James Greenhalgh New
[AArch64] Fix types of second parameter to qtbl/qtbx intrinsics 0 0 0 2013-09-06 James Greenhalgh New
[ARM,AARCH64] Insn type reclassification. Split f_cvt type. 0 0 0 2013-09-06 James Greenhalgh New
[ARM,AARCH64] Split "type" attributes: fdiv 0 0 0 2013-09-06 James Greenhalgh New
[AArch64] Fix types for some multiply instructions. 0 0 0 2013-09-06 James Greenhalgh New
[AArch64,ARM] Rename the FCPYS type to FMOV 0 0 0 2013-09-06 James Greenhalgh New
[AArch64] Use "multiple" for type, where more than one instruction is used for a move 0 0 0 2013-09-06 James Greenhalgh New
[AArch64,ARM] Introduce "mrs" type attribute. 0 0 0 2013-09-06 James Greenhalgh New
[AArch64] Use neon_<ldm,stm>_2 where appropriate as "type". 0 0 0 2013-09-06 James Greenhalgh New
[AArch64] Fix parameters to vcvtx_high 0 0 0 2013-09-06 James Greenhalgh New
[AArch64] obvious - Fix parameter to vrsqrte_f64 0 0 0 2013-09-09 James Greenhalgh New
[AArch64] Prevent generic pipeline description from dominating other pipeline descriptions. 0 0 0 2013-09-10 James Greenhalgh New
[1/4] Using gen_int_mode instead of GEN_INT 0 0 0 2013-09-10 James Greenhalgh New
[AArch64] Implement vmul<q>_lane<q>_<fsu><16,32,64> intrinsics in C 0 0 0 2013-09-13 James Greenhalgh New
[AArch64] Improve arm_neon.h vml<as>_lane handling. 0 0 0 2013-09-13 James Greenhalgh New
[AArch64] Implement vset_lane intrinsics in C 0 0 0 2013-09-13 James Greenhalgh New
[AArch64] Implement vcopy intrinsics. 0 0 0 2013-09-13 James Greenhalgh New
Refactor type handling in get_alias_set, fix PR58513 0 0 0 2013-09-26 James Greenhalgh New
[ARM,AArch64] Make aarch64-common.c files more robust. 0 0 0 2013-09-30 James Greenhalgh New
[AArch64] Fix early-clobber operands to vtbx[1,3] 0 0 0 2013-10-11 James Greenhalgh New
[AArch64] Fix early-clobber operands to vtbx[1,3] 0 0 0 2013-10-12 James Greenhalgh New
[ARM,1/10] Add new types to describe Neon insns. 0 0 0 2013-10-15 James Greenhalgh New
[AArch64,Neon,types,2/10] Update Current type attributes to new Neon Types. 0 0 0 2013-10-15 James Greenhalgh New
[ARM,Neon,types,3/10] Update Current type attributes to new Neon Types. 0 0 0 2013-10-15 James Greenhalgh New
[AArch64,Neon,types,4/10] Add type attributes to all simd insns 0 0 0 2013-10-15 James Greenhalgh New
[ARM,Neon,types,5/10] Update Cortex-A8 pipeline model 0 0 0 2013-10-15 James Greenhalgh New
[ARM,Neon,types,6/10] Cortex-A9 neon pipeline changes 0 0 0 2013-10-15 James Greenhalgh New
[ARM,Neon,types,7/10] Cortex-A15 neon pipeline changes 0 0 0 2013-10-15 James Greenhalgh New
[ARM,Neon,types,8/10] Cortex-A7 neon pipeline model 0 0 0 2013-10-15 James Greenhalgh New
[ARM,Neon,types,9/10] Remove old neon types 0 0 0 2013-10-15 James Greenhalgh New
[ARM,Neon,types,10/10] Remove neon-schedgen.ml 0 0 0 2013-10-15 James Greenhalgh New
[AArch64] Fix output template for Scalar Neon->Neon register move. 0 0 0 2013-10-16 James Greenhalgh New
[AArch64] Fix types for vcvt<sd>_n intrinsics. 0 0 0 2013-10-17 James Greenhalgh New
[AArch64] Fix size of memory store for the vst<n>_lane intrinsics 0 0 0 2013-10-29 James Greenhalgh New
[ARM,AArch64] Make aarch-common.c files more robust. 0 0 0 2013-11-06 James Greenhalgh New
[AArch64,-mtune,cleanup,1/5] Remove -march=generic. 0 0 0 2013-11-13 James Greenhalgh New
[AArch64,-mtune,cleanup,2/5] Tune for Cortex-A53 by default. 0 0 0 2013-11-13 James Greenhalgh New
[AArch64,-mtune,cleanup,3/5,Temporary] When asked to tune for Cortex-A57, tune for Cortex-A15 0 0 0 2013-11-13 James Greenhalgh New
[AArch64,-mtune,cleanup,4/5] Remove "example-1", "example-2" tuning options. 0 0 0 2013-11-13 James Greenhalgh New
[AArch64,-mtune,cleanup,5/5] Update invoke.texi 0 0 0 2013-11-13 James Greenhalgh New
[AArch64] Remove simd_type 0 0 0 2013-11-14 James Greenhalgh New
[AArch64] Remove v8type attribute. 0 0 0 2013-11-14 James Greenhalgh New
[AArch64] AArch64 SIMD Builtins Better Type Correctness. 0 0 0 2013-11-18 James Greenhalgh New
[Patch:,committed,ARM] Add missing type attribute to zero_extend on arm 0 0 0 2013-11-19 James Greenhalgh New
[AArch64] Remove "mode", "mode2" attributes 0 0 0 2013-11-19 James Greenhalgh New
[AArch64,1/4,Fix,vtbx1] Allow signed and unsigned versions of intrinsics to coexist. 0 0 0 2013-11-22 James Greenhalgh New
[AArch64,2/4,Fix,vtbx1] Handle poly types in the new Simd types infrastructure 0 0 0 2013-11-22 James Greenhalgh New
[AArch64,3/4,Fix,vtbx1] Implement bsl intrinsics using builtins 0 0 0 2013-11-22 James Greenhalgh New
[AArch64,4/4,Fix,vtbx1] Handle vtbx{1,3} emulation sequence using other intrinsics 0 0 0 2013-11-22 James Greenhalgh New
[ARM,1/5,big.LITTLE] Add driver support for rewriting -mcpu names 0 0 0 2013-12-17 James Greenhalgh New
[ARM,2/5,big.LITTLE] Allow tuning parameters without unique tuning targets. 0 0 0 2013-12-17 James Greenhalgh New
[ARM,3/5,big.LITTLE] Add support for -mcpu=cortex-a15.cortex-a7 0 0 0 2013-12-17 James Greenhalgh New
[ARM,4/5,big.LITTLE] Add support for -mcpu=cortex-a57 0 0 0 2013-12-17 James Greenhalgh New
[ARM,5/5,big.LITTLE] Add support for -mcpu=cortex-a57.cortex-a53 0 0 0 2013-12-17 James Greenhalgh New
[AArch64,1/3,big.LITTLE] Driver rewriting of big.LITTLE names. 0 0 0 2013-12-18 James Greenhalgh New
[AArch64,2/3,big.LITTLE] Allow tuning parameters without unique tuning targets. 0 0 0 2013-12-18 James Greenhalgh New
[AArch64,3/3,big.LITTLE] Add support for -mcpu=cortex-a57.cortex-a53 0 0 0 2013-12-18 James Greenhalgh New
[AArch64,4.8-branch] Backport: Fix <F>CM instruction generation. 0 0 0 2013-12-18 James Greenhalgh New
[AArch64] big.LITTLE option rewriting bug 0 0 0 2014-01-07 James Greenhalgh New
[AArch64] Fix behaviour of -mcpu option to match ARM. 0 0 0 2014-01-16 James Greenhalgh New
[AArch64,Documentation] Clarify meaning of -mcpu, -mtune, -march 0 0 0 2014-01-20 James Greenhalgh New
[AArch64] fix big.LITTLE spec rewriting 0 0 0 2014-01-21 James Greenhalgh New
[ARM] fix big.LITTLE spec rewriting 0 0 0 2014-01-21 James Greenhalgh New
[-,obvious] Remove unused create_gimple_tmp declaration 0 0 0 2014-01-27 James Greenhalgh New
[ARM,Documentation] Clarify -mcpu, -mtune, -march 0 0 0 2014-01-27 James Greenhalgh New
[Documentation] Remove documentation of gimple_asm_clear_volatile 0 0 0 2014-02-03 James Greenhalgh New
[ARM,Documentation] Clarify -mcpu, -mtune, -march 0 0 0 2014-02-05 James Greenhalgh New
[ARM,Trivial] Fix shortening of field name extend. 0 0 0 2014-02-12 James Greenhalgh New
[ARM,Churn] Comments on cost tables should have lower-case identifiers. 0 0 0 2014-02-12 James Greenhalgh New
[AArch64] Improve vst4_lane intrinsics 0 0 0 2014-02-13 James Greenhalgh New
[AArch64,testsuite] Make vect-abs.c C99 compliant 0 0 0 2014-02-18 James Greenhalgh New
[AArch64] Relax modes_tieable_p and cannot_change_mode_class 0 0 0 2014-02-18 James Greenhalgh New
[AArch64] Fix possible wrong code generation when comparing DImode values. 0 0 0 2014-02-24 James Greenhalgh New
[ARM,Trivial] Fix shortening of field name extend. 0 0 0 2014-03-19 James Greenhalgh New
[RFC] Remove PUSH_ARGS_REVERSED from the RTL expander. 0 0 0 2014-03-24 James Greenhalgh New
[AArch64,costs,1/18] Refactor aarch64_address_costs. 0 0 0 2014-03-27 James Greenhalgh New