mbox series

[00/10] Updates architectural MSRs in IA32_MSRs

Message ID 20190711174635.770-1-alex.hung@canonical.com
Headers show
Series Updates architectural MSRs in IA32_MSRs | expand

Message

Alex Hung July 11, 2019, 5:46 p.m. UTC 
Architectural MSRs are defined in Intel Software Developer's Manaul
volume 4.

Architectural MSRs is a subset of MSRs and associated bit fields,
which do not change on future processor generations. The details can be
found in Table 2-2 IA-32 Architectural MSRs.

Alex Hung (10):
  cpu/msr: remove EBL_CR_POWERON (2ah) from IA32_MSRs
  cpu/msr: check SGX & LMCE in IA32_FEATURE_CONTROL (3ah)
  cpu/msr: move TSC_ADJUST (3bh) to IA32_MSRs
  cpu/msr: add SMM_MONITOR_CTL (9bh) to IA32_MSRs
  cpu/msr: update MTRRCAP MSR register
  cpu/msr: update THERM_INTERRUPT MSR masks
  cpu/msr: update PAT MSR PA0[2:0]
  cpu/msr: add MC*_CTL2 MSR registers
  cpu/msr: update fields for MTRR_DEF_TYPE MSR
  cpu/msr: add VMX_VMFUNC MSR register

 src/cpu/msr/msr.c | 25 ++++++++++++++++++-------
 1 file changed, 18 insertions(+), 7 deletions(-)