Message ID | cd26a3bdc9f29e237089395fbba93e28549ddf25.1519874655.git.sean.wang@mediatek.com |
---|---|
State | Not Applicable, archived |
Headers | show |
Series | [1/2] dt-bindings: clock: mediatek: add binding for fixed-factor clock axisel_d4 | expand |
On Thu, Mar 01, 2018 at 11:27:50AM +0800, sean.wang@mediatek.com wrote: > From: Sean Wang <sean.wang@mediatek.com> > > Just add binding for a fixed-factor clock axisel_d4, which would be > referenced by PWM devices on MT7623 or MT2701 SoC. > > Cc: stable@vger.kernel.org > Fixes: 1de9b21633d6 ("clk: mediatek: Add dt-bindings for MT2701 clocks") > Signed-off-by: Sean Wang <sean.wang@mediatek.com> > Cc: Rob Herring <robh+dt@kernel.org> > Cc: Mark Rutland <mark.rutland@arm.com> > Cc: devicetree@vger.kernel.org > --- > include/dt-bindings/clock/mt2701-clk.h | 3 ++- > 1 file changed, 2 insertions(+), 1 deletion(-) Reviewed-by: Rob Herring <robh@kernel.org> -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
Quoting sean.wang@mediatek.com (2018-02-28 19:27:50) > From: Sean Wang <sean.wang@mediatek.com> > > Just add binding for a fixed-factor clock axisel_d4, which would be > referenced by PWM devices on MT7623 or MT2701 SoC. > > Cc: stable@vger.kernel.org > Fixes: 1de9b21633d6 ("clk: mediatek: Add dt-bindings for MT2701 clocks") > Signed-off-by: Sean Wang <sean.wang@mediatek.com> > Cc: Rob Herring <robh+dt@kernel.org> > Cc: Mark Rutland <mark.rutland@arm.com> > Cc: devicetree@vger.kernel.org > --- Applied to clk-next -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
Quoting sean.wang@mediatek.com (2018-02-28 19:27:51) > From: Sean Wang <sean.wang@mediatek.com> > > The clock for which all PWM devices on MT7623 or MT2701 actually depending > on has to be divided by four from its parent clock axi_sel in the clock > path prior to PWM devices. > > Consequently, adding a fixed-factor clock axisel_d4 as one-fourth of > clock axi_sel allows that PWM devices can have the correct resolution > calculation. > > Cc: stable@vger.kernel.org > Fixes: e9862118272a ("clk: mediatek: Add MT2701 clock support") > Signed-off-by: Sean Wang <sean.wang@mediatek.com> > --- Applied to clk-next -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
diff --git a/include/dt-bindings/clock/mt2701-clk.h b/include/dt-bindings/clock/mt2701-clk.h index 551f760..24e93df 100644 --- a/include/dt-bindings/clock/mt2701-clk.h +++ b/include/dt-bindings/clock/mt2701-clk.h @@ -176,7 +176,8 @@ #define CLK_TOP_AUD_EXT1 156 #define CLK_TOP_AUD_EXT2 157 #define CLK_TOP_NFI1X_PAD 158 -#define CLK_TOP_NR 159 +#define CLK_TOP_AXISEL_D4 159 +#define CLK_TOP_NR 160 /* APMIXEDSYS */