From patchwork Tue Sep 25 16:27:56 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dong Aisheng X-Patchwork-Id: 974619 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=nxp.com header.i=@nxp.com header.b="NxyvMaoD"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 42KRgz5ZPXz9s3C for ; Wed, 26 Sep 2018 02:42:39 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726596AbeIYWu5 (ORCPT ); Tue, 25 Sep 2018 18:50:57 -0400 Received: from mail-he1eur01on0043.outbound.protection.outlook.com ([104.47.0.43]:33152 "EHLO EUR01-HE1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726328AbeIYWu5 (ORCPT ); Tue, 25 Sep 2018 18:50:57 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=v4HRz163xnLxsIS5jEWfotRbJ9NjylkGG4onf0PK32k=; b=NxyvMaoDsoChwjo6DnBnWW40sm9HpJGNBgvkxikqiCFQORRZHfKfAq7bzpncnaCt60xAD6VONQeIsj0V7pkA12zynWBWM3KTCG+ktnt2tDboHQQ3LwRkjtFsT6kgrhgJC5iXxFVhCR66Kh8awJTODHBdCDNXzDiusAEz6H30N/0= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=aisheng.dong@nxp.com; Received: from shlinux2.ap.freescale.net (119.31.174.66) by AM6PR04MB4214.eurprd04.prod.outlook.com (2603:10a6:209:4f::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1164.22; Tue, 25 Sep 2018 16:42:27 +0000 From: Dong Aisheng To: linux-arm-kernel@lists.infradead.org Cc: dongas86@gmail.com, kernel@pengutronix.de, shawnguo@kernel.org, fabio.estevam@nxp.com, linux-imx@nxp.com, jassisinghbrar@gmail.com, Dong Aisheng , Rob Herring , Mark Rutland , devicetree@vger.kernel.org Subject: [PATCH V7 1/3] dt-bindings: arm: fsl: add scu binding doc Date: Wed, 26 Sep 2018 00:27:56 +0800 Message-Id: <1537892878-30933-2-git-send-email-aisheng.dong@nxp.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1537892878-30933-1-git-send-email-aisheng.dong@nxp.com> References: <1537892878-30933-1-git-send-email-aisheng.dong@nxp.com> MIME-Version: 1.0 X-Originating-IP: [119.31.174.66] X-ClientProxiedBy: HK0PR04CA0001.apcprd04.prod.outlook.com (2603:1096:203:36::13) To AM6PR04MB4214.eurprd04.prod.outlook.com (2603:10a6:209:4f::12) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 7fd56575-914d-413f-2b91-08d62305e2ec X-MS-Office365-Filtering-HT: Tenant X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989299)(4534165)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(4618075)(2017052603328)(7153060)(7193020); SRVR:AM6PR04MB4214; X-Microsoft-Exchange-Diagnostics: 1; AM6PR04MB4214; 3:FRY86lDi0wBozzsBfnEI5xvpvULXRzU9cFtVV2MT8rStTZTB//eysvlV9kS3/tDrRN4p6EsDvRSfmqWmRKHT1VRgSkbslJ6666LowhWhr9vYQyVmsdoBW7tmvxUXI0umw9HsrbMu91rH8+de9yrN+cIJbDuTO8ILlDhFhQ68phXFNc/zUGAGDyWCCrmhNGoto8WWjNqNXkPyDx7IxrWO2xOEW838ZFjeHLeS/MlrmNNaDZTePUc6KdY7TO7JQJOd; 25:Ply93rMn8Heakqkhw+vrmcIroo5dOigfWm5Tqt2HzPgxKFwyUK7W8/si3LpdW29RIpiZ2bQPti4xCsbJFX7SxHr4ZGxueojWeSWzn46xN9PaigIb9Q6zzwT9VX07kp4wFQ9l9XNdjq8WCNDuPtUmJwagU0ozzraaJt7fcpKzVkTipCX0tGa8YKqfbM/6KpQh8X2haQg1j5h5hwv8zBoFe7Sma2nkSHz29HE1o55rtPO8pGOGBtZfw5thAp9N9XNXnlovatg0s+XkTRiGojk6TvP0VR5g8rNRv1Vr14YQkd6GLfYvfsvqk9iyrMeMBGyMfM8w5U4OTcKNnrnRtTSnDw==; 31:1LYSrC0e6q6lcfWE1+FsFqqMtk+q2CNU8Jw+V3fA2wnH99eUudmF92SbNAkCdb4dB6TCAPPZ66/qafnvZw+3qq1d06mpoaj+ETfbG3YpM2nvZmUw9OlX0ctu8J2pSsNFbixSeuPkhFUDb5VbgDIFRlqTUWqqyItYzVuO2qsOl78pAy4MXhhSd8wuPIUoxB7IDKEMMKMw37Xwoerzhb2XayB47jsGNEu0voECFd2aKmY= X-MS-TrafficTypeDiagnostic: AM6PR04MB4214: X-Microsoft-Exchange-Diagnostics: 1; AM6PR04MB4214; 20:4Z9FyEzQvmeXDlI8hcCvuLRBfIMBtLlSoPS7xUg2lmUkMun9HlEvA0xDNxyL8icZFDT/Z+x59C/o5d3woPFUxSyYh7CTkEArzDZT8O2zQTDBvr3Py5xH8/CdVhFS/C7OTeup5Lz+6oFfvr2/9Zf2+ZVqH91y6OnrQA6IFfMM+ZDmpnjAPnRATU/uG+C4RmEzFTP/O6RJaFy9euCGyp9p1M2SAH23NGHdNBgHHGrt+9ASPr56rnyTG2dwVLiCmRSB5mOLJ+u2CKj34NSNXPLJFb2fHMOm0AVMhjY216gXWkSR5iZXJv8rQUxWcSjg5tardnoau0V5IVIwgl+tujDuxuXztYCsO7lmomwv3vUAihgcuS5I1zRj6AHPDtXt1OsYPZ62c1P/NSU4dgGCHfZY+V0d2AawbZ5PJbKH0qFJin9KesUTeSWxq6ZUWDkwaGeWgClugbfB0zFPUQWmQq93VDamo7eyOlRM7lGhL/UnaCi5KN+5Yz+sY7IQSsGzeRwX; 4:pEuwXc4d+/Lj2GbcQz1AUNtAVF/K2dozG2zRsIj513XdH3j1ihCiZskBIE9oo0c2hR0+O5JfIy3l0HpY8eZljuRiuoIXh1pXSIVHeHveE3qQtMDhcLjAIuy2sUAf/0RFViJI7DRl/JCjAXnSpDc2IOPqxNkEAS2xvsPM+gxuhnpqYP6km+FvOJJLxM5vRAFClgsMJVPKNj/MJa3aLnRC4uCvz9XN+UO4sHp4HhnDzv0CzWvinvhB6pfh4VE305vmtVAJLQ5JETn4y+FoqAT1j5IwLh7UZVOhgKD93mmlZcgZWUNvV6+Ft1NQg9WhA5bVwYL/vehPqLNGor35yIDu0ZNHkCOLCFMWoCw0vfUluD15y2wU1Wjb3p+ZnjppwwDC5c+bLPZg+tZFNkiy6ng+FcdAZMh5nYeTfFBw2MrW5uU= X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197)(180628864354917)(9452136761055)(269456686620040); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(3002001)(3231355)(944501410)(52105095)(93006095)(93001095)(10201501046)(6055026)(149066)(150027)(6041310)(20161123564045)(20161123562045)(20161123558120)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123560045)(201708071742011)(7699051); SRVR:AM6PR04MB4214; BCL:0; PCL:0; RULEID:; SRVR:AM6PR04MB4214; X-Forefront-PRVS: 08062C429B X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(366004)(136003)(396003)(39860400002)(376002)(346002)(199004)(189003)(2616005)(476003)(446003)(11346002)(956004)(52116002)(486006)(106356001)(2351001)(76176011)(2361001)(51416003)(86362001)(4326008)(575784001)(36756003)(25786009)(50466002)(48376002)(2906002)(6666003)(39060400002)(8676002)(81166006)(81156014)(16586007)(8936002)(50226002)(6916009)(54906003)(7736002)(3846002)(6116002)(53936002)(5660300001)(16526019)(305945005)(14444005)(6512007)(316002)(186003)(478600001)(105586002)(6506007)(97736004)(386003)(66066001)(68736007)(47776003)(6486002)(26005)(34290500001); DIR:OUT; SFP:1101; SCL:1; SRVR:AM6PR04MB4214; H:shlinux2.ap.freescale.net; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; Received-SPF: None (protection.outlook.com: nxp.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; AM6PR04MB4214; 23:3TZVBVwE9MkES8ssB5Jg7QgetxotmZpAHMu6ezWuc?= 8tl3EQ0e7mnfk9robq27x+6Bh9oG70jvUzVBHMRvEMucjaoV4pgiWcJXEga0gnXgjEn/cUEqKYvd5mgOX66d/P7QPekKUQQH0MJdGWVMYQLmKDDXEW6WBy94XH0i3rr1vTBb4wDeI4IwUTRPOh9jsbU87skC9s9ggMoSZ4BUy2Rn+B1pa7EVATlL2D+zARW1/2JNjZ69yse/4c18huh/R1JlYpoPssjIn6R38+r8ck8W6L6f95D099T3tw9kCRhGnbek8z5DT4XqwnKSfvxXMR5cElPhGdw6GW3XTLV9iP09JW8/du6GaRrTFzGbI0sks2ccneOHXkbl3HXX/RymQ1BH8upkfRUqdzFnqjPfLOp+lUJNtpabpwA1uA3ndOo+qyhUL4fWOGCxzxlpFzWs5xwbsLsNfQflswxcJO+ugxIHZzIaMiAnvnyEyBeN+dnKbQF/cElxt/kvgE/uQvAfVLh3QjPJjZU58PgaqPVuKwjo0KFDlHqD63e46bS7JEBAUnRuvhnak1RxYT6dn5+TQXHI3BScHVrN47ICcU47KtCe8EliFwF88Ct90p+FUSpreugh6OYCtBr38tUj/VXUo84fYZbOLfonKGPcXhnClxQU5VQ62mdLS/0NOCw3bzO6+jTouJr7zUYio5O0wJ0YlvK0dHkZW5/tucQFtXcdZTYqpMZn9nwOwpq7Mw1H/b1kJBkWwSLpotG5Txa+e4qMCdVb5fdwJWEwkRHbeGPMYMeVMTrHHOmupW6wVhKbYZet1lSWRDStBI3npg8Kk6gz3/5z37BrMjVAudI34AaJTkSpN1vGK7N7wBW5/mBKXRnVRvK1NfeWBvRQj0DSqd3+pjDiK9QhdvFylokudo/UvpytH0J44Ke0O5Uv0qb/JBIUGOE0rz/2fZMXOxdrfp04XaszG+CZTjEaUvZjdYybBv5KnGM9nfX99r/pLtg1IrJ4K22raLQ+SU2dJvuYJxaUJ3ZexegrbfV7U/qROu2q/3JrtPmC/uJPagiZ3tniGC1/4ImW5WRlsJs6fZPcQ76FKfhhvM5tXojWyfF4Oehemq+62Rf38DTqsDqMdWtRzx/Y/OrXxOx2v27NUGjQxKZHn6AfOeNRRlNT/942WJutD0IKvKGYfSQsd3BK/HEybiOuQQgMYOY4sWuWI7gKt2U5Zx0CSiFq9ua19Va4rNTx2Li0QJdnVX7+rGhZ5oQJdREb6KwDnd5MsoWxsnM8V5CpvpOiXGVBs0aVL0KDwRVCkmW+NqE6UPAOcUeyeypVowjb20= X-Microsoft-Antispam-Message-Info: 9WIikpHL8Sjk9ErnybP09ZksKpkg5Z+No3/A7VReMzQFu9AGCm8aECGhNAesiZ/+x5n8g5LuBLFILFthrNF2UIdTPsnSju3qkcw5Gpm5C/lOyJyPXJNsoMa9XxGjcAyNRoqYSPgfBouoqAGyOe+99RIPlb29caihwG//HNd+LVlmm+u/c/0IoXzeous+l/6lSiFEfGXFo3UCZY/yfH1OSNPAXGszpQBeLkfMxFbcuTzyVGrlO4Y81upAYzV0fmg3NzNM4j6Ww8nlRLbHkQ/c7dMzFAToZdnzxp+0BlB3L3oUDS7gvBTi6tJ3vgYWtZUYmYIQK4n5wvz2QSbqrQV9WcMxVse+QisQcgoq6rCAd54= X-Microsoft-Exchange-Diagnostics: 1; AM6PR04MB4214; 6:F81Lt5sILjOH9OYlqB28esLbcYpYIPyOIoqovRcIi5KFoAWtfzR2R+Dxbjcn+AUZvZ4uwtNc9bHa8Su50UEHJtJqFtC4QEnQ4OCoTCoJ47p4KU83K66BV3QV/RPD2HlfqjbJejdE0mBv/CJXdfQsPGEm7LEb/DdNUZDBAquIIMBL84pkHYSZF/UM56LsUSHkHwjG3eLtkkA/n8ulhHO6/0m3CMySSrL42bi/kHMz80N6Nl2gPhFdn91MpMZvfnWI1m6Ye4H9so5XqP9UX97b8QouucVXB9uAaYGu5Dvm1K+EvoluD188lAP6WbqF7IWrfw0XdVaSV6HNeJItKE68E53c+Q3zStLzi5BlprlvRy8+/BSGrdG4MbOefQXfubm5oZD1jEfTSi6jg2EnmkXgXY7sfFLckA4ANiw9bIMyQaigY9i3eVfteO4G0gW53ADmD8+ytJk45vgZYIUmB4qGsA==; 5:NBQ05vkz0qn6tSntYMhIE0w/haf3eVw5mWln/KreF5mBMg4O8EvLhh3CaKL3x/t3WXeC0cS762lEDGaQzhIaWOeNPsd90xsAKS0WdszO3R0TmYYcMOZM99CIfcWhXKrQjgfOiI0Ja+Zhy2Giet02gp+rJDIR0KobYle+DMd1aiE=; 7:wwR+AlRcSoomlyS1nkDplUND2zS1q6YAU8TwRaKKm5EOJ0CaDBPC59Z12n5iQgdhHieQYSFR8yZWqvBMHQnAHMw0ikeQS7ZNDWyLJQRMhOz3+bSot9sgkpFtDuvmw8uHxLFLLGCREO0xJT40feY9Rjtt4MObj4vvRiTr01n8NJbQY46U4A2fh4jW9WOQVIVH+wmIeyNOaVxbc7Yjjpc6lcbQlDynzVLNgcxhDel7UKDrPEXR/MSvquNITGak0hKv SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Sep 2018 16:42:27.5003 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 7fd56575-914d-413f-2b91-08d62305e2ec X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM6PR04MB4214 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The System Controller Firmware (SCFW) is a low-level system function which runs on a dedicated Cortex-M core to provide power, clock, and resource management. It exists on some i.MX8 processors. e.g. i.MX8QM (QM, QP), and i.MX8QX (QXP, DX). Cc: Shawn Guo Cc: Sascha Hauer Cc: Fabio Estevam Cc: Rob Herring Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Dong Aisheng Reviewed-by: Rob Herring --- v5->v6: * add input clocks to clock bindings according to Rob's suggestion * typo clean up v4->v5: * scu node should be under firmware node * add pd/clk/pinctrl binding as well according to Rob's suggestion * switch to new generic MU binding Use 8 separate mu channels in one MU instance for SCU communication v3->v4: * fully change to mailbox binding * add child node description v2->v3: * update a bit to mailbox binding v1->v2: * remove status * changed to mu1 --- .../devicetree/bindings/arm/freescale/fsl,scu.txt | 183 +++++++++++++++++++++ 1 file changed, 183 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/freescale/fsl,scu.txt diff --git a/Documentation/devicetree/bindings/arm/freescale/fsl,scu.txt b/Documentation/devicetree/bindings/arm/freescale/fsl,scu.txt new file mode 100644 index 0000000..46d0af1 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/freescale/fsl,scu.txt @@ -0,0 +1,183 @@ +NXP i.MX System Controller Firmware (SCFW) +-------------------------------------------------------------------- + +The System Controller Firmware (SCFW) is a low-level system function +which runs on a dedicated Cortex-M core to provide power, clock, and +resource management. It exists on some i.MX8 processors. e.g. i.MX8QM +(QM, QP), and i.MX8QX (QXP, DX). + +The AP communicates with the SC using a multi-ported MU module found +in the LSIO subsystem. The current definition of this MU module provides +5 remote AP connections to the SC to support up to 5 execution environments +(TZ, HV, standard Linux, etc.). The SC side of this MU module interfaces +with the LSIO DSC IP bus. The SC firmware will communicate with this MU +using the MSI bus. + +System Controller Device Node: +============================================================ + +The scu node with the following properties shall be under the /firmware/ node. + +Required properties: +------------------- +- compatible: should be "fsl,imx-scu". +- mbox-names: should include "tx0", "tx1", "tx2", "tx3", + "rx0", "rx1", "rx2", "rx3". +- mboxes: List of phandle of 4 MU channels for tx and 4 MU channels + for rx. All 8 MU channels must be in the same MU instance. + Cross instances are not allowed. The MU instance can only + be one of LSIO MU0~M4 for imx8qxp and imx8qm. Users need + to make sure use the one which is not conflict with other + execution environments. e.g. ATF. + Note: + Channel 0 must be "tx0" or "rx0". + Channel 1 must be "tx1" or "rx1". + Channel 2 must be "tx2" or "rx2". + Channel 3 must be "tx3" or "rx3". + e.g. + mboxes = <&lsio_mu1 0 0 + &lsio_mu1 0 1 + &lsio_mu1 0 2 + &lsio_mu1 0 3 + &lsio_mu1 1 0 + &lsio_mu1 1 1 + &lsio_mu1 1 2 + &lsio_mu1 1 3>; + See Documentation/devicetree/bindings/mailbox/fsl,mu.txt + for detailed mailbox binding. + +i.MX SCU Client Device Node: +============================================================ + +Client nodes are maintained as children of the relevant IMX-SCU device node. + +Power domain bindings based on SCU Message Protocol +------------------------------------------------------------ + +This binding for the SCU power domain providers uses the generic power +domain binding[2]. + +Required properties: +- compatible: Should be "fsl,scu-pd". +- #address-cells: Should be 1. +- #size-cells: Should be 0. + +Required properties for power domain sub nodes: +- #power-domain-cells: Must be 0. + +Optional Properties: +- reg: Resource ID of this power domain. + No exist means uncontrollable by user. + See detailed Resource ID list from: + include/dt-bindings/power/imx-rsrc.h +- power-domains: phandle pointing to the parent power domain. + +Clock bindings based on SCU Message Protocol +------------------------------------------------------------ + +This binding uses the common clock binding[1]. + +Required properties: +- compatible: Should be "fsl,imx8qxp-clock". +- #clock-cells: Should be 1. Contains the Clock ID value. +- clocks: List of clock specifiers, must contain an entry for + each required entry in clock-names +- clock-names: Should include entries "xtal_32KHz", "xtal_24MHz" + +The clock consumer should specify the desired clock by having the clock +ID in its "clocks" phandle cell. + +See the full list of clock IDs from: +include/dt-bindings/clock/imx8qxp-clock.h + +Pinctrl bindings based on SCU Message Protocol +------------------------------------------------------------ + +This binding uses the i.MX common pinctrl binding[3]. + +Required properties: +- compatible: Should be "fsl,imx8qxp-iomuxc". + +Required properties for Pinctrl sub nodes: +- fsl,pins: Each entry consists of 3 integers which represents + the mux and config setting for one pin. The first 2 + integers are specified using a + PIN_FUNC_ID macro, which can be found in + . + The last integer CONFIG is the pad setting value like + pull-up on this pin. + + Please refer to i.MX8QXP Reference Manual for detailed + CONFIG settings. + +[1] Documentation/devicetree/bindings/clock/clock-bindings.txt +[2] Documentation/devicetree/bindings/power/power_domain.txt +[3] Documentation/devicetree/bindings/pinctrl/fsl,imx-pinctrl.txt + +Example (imx8qxp): +------------- +lsio_mu1: mailbox@5d1c0000 { + ... + #mbox-cells = <2>; +}; + +firmware { + scu { + compatible = "fsl,imx-scu"; + mbox-names = "tx0", "tx1", "tx2", "tx3", + "rx0", "rx1", "rx2", "rx3"; + mboxes = <&lsio_mu1 0 0 + &lsio_mu1 0 1 + &lsio_mu1 0 2 + &lsio_mu1 0 3 + &lsio_mu1 1 0 + &lsio_mu1 1 1 + &lsio_mu1 1 2 + &lsio_mu1 1 3>; + + clk: clk { + compatible = "fsl,imx8qxp-clk"; + #clock-cells = <1>; + }; + + iomuxc { + compatible = "fsl,imx8qxp-iomuxc"; + + pinctrl_lpuart0: lpuart0grp { + fsl,pins = < + SC_P_UART0_RX_ADMA_UART0_RX 0x06000020 + SC_P_UART0_TX_ADMA_UART0_TX 0x06000020 + >; + }; + ... + }; + + imx8qx-pm { + compatible = "fsl,scu-pd"; + #address-cells = <1>; + #size-cells = <0>; + + pd_dma: dma-power-domain { + #power-domain-cells = <0>; + + pd_dma_lpuart0: dma-lpuart0@57 { + reg = ; + #power-domain-cells = <0>; + power-domains = <&pd_dma>; + }; + ... + }; + ... + }; + }; +}; + +serial@5a060000 { + ... + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_lpuart0>; + clocks = <&clk IMX8QXP_UART0_CLK>, + <&clk IMX8QXP_UART0_IPG_CLK>; + clock-names = "per", "ipg"; + power-domains = <&pd_dma_lpuart0>; +};