From patchwork Fri Aug 26 20:17:57 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 663237 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3sLXSZ6RC0z9sDf for ; Sat, 27 Aug 2016 06:19:10 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b=f84TQwQA; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752839AbcHZUTI (ORCPT ); Fri, 26 Aug 2016 16:19:08 -0400 Received: from mail-pf0-f169.google.com ([209.85.192.169]:34815 "EHLO mail-pf0-f169.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752648AbcHZUTF (ORCPT ); Fri, 26 Aug 2016 16:19:05 -0400 Received: by mail-pf0-f169.google.com with SMTP id p64so31717509pfb.1 for ; Fri, 26 Aug 2016 13:18:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=4ybmnCVy42PgqHAJ+e4IXG9uE3IMbmRdOsfLVs16t7o=; b=f84TQwQArw7lKRmbQfP4lUC2NYoJN9Q2GRgxLSr8TeWCzRBlxDEkjfCqIwHekerur+ Y6crH6oFrYJfokr4C/ax9fstEDIh2nbEqwFCkgYAtrFa0aOK/yzSYYgmk4Oe/ivcXGQ9 tSp/R5Jyf6BsRYR2/SoJwkuQ063/7gyd0viqY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=4ybmnCVy42PgqHAJ+e4IXG9uE3IMbmRdOsfLVs16t7o=; b=YocPpEoR+9+vx/ZA8tdNKI0mnDbU3zsPhHBvTljqCDqdUjOQtDTnkmX0Ty6/NJcDXA JgcJdmdzik32ArNqdFDOUAtzPuRqNcSUsvSvIKm5VT3cmZtN9EvjXz9trtydYxLphS6p UGhuJGkZZ6jy1ewaZwIr0wiJuRvaQoPxtN2wrG0WE/fJ6/WeA97JaqloWwnh+iB5BkEG GxcX4XwajmEW12y+dc21Lm1RGb5TdHZe8WBKNaC8T8AonMuDMoYbbJFS6XLbaf06lH2J QwAu/0f3q2jzzGvCtaE3sBrPv6UFHCLwb7hl81ulomoifqRovuvz6MHMnWO+R2ag/f4a zPlg== X-Gm-Message-State: AE9vXwMzI3Qcy/4NaVfOPHSPhuF+/CdLg7hgzfC+aLMH7f24JCFH67tREkTrN7VK8anFszji X-Received: by 10.98.57.151 with SMTP id u23mr9305392pfj.4.1472242731960; Fri, 26 Aug 2016 13:18:51 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by smtp.gmail.com with ESMTPSA id m128sm30761463pfm.42.2016.08.26.13.18.49 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 26 Aug 2016 13:18:50 -0700 (PDT) From: Lina Iyer To: ulf.hansson@linaro.org, khilman@kernel.org, rjw@rjwysocki.net, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: andy.gross@linaro.org, sboyd@codeaurora.org, linux-arm-msm@vger.kernel.org, brendan.jackman@arm.com, lorenzo.pieralisi@arm.com, sudeep.holla@arm.com, Juri.Lelli@arm.com, Lina Iyer , devicetree@vger.kernel.org, Mark Rutland Subject: [PATCH v5 15/16] dt/bindings: Add PSCI OS-Initiated PM Domains bindings Date: Fri, 26 Aug 2016 14:17:57 -0600 Message-Id: <1472242678-33700-16-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1472242678-33700-1-git-send-email-lina.iyer@linaro.org> References: <1472242678-33700-1-git-send-email-lina.iyer@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add bindings for defining a OS-Initiated based CPU PM domain. Cc: Cc: Lorenzo Pieralisi Cc: Mark Rutland Signed-off-by: Lina Iyer --- Documentation/devicetree/bindings/arm/psci.txt | 79 ++++++++++++++++++++++++++ 1 file changed, 79 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/psci.txt b/Documentation/devicetree/bindings/arm/psci.txt index a2c4f1d..63a229b 100644 --- a/Documentation/devicetree/bindings/arm/psci.txt +++ b/Documentation/devicetree/bindings/arm/psci.txt @@ -105,7 +105,86 @@ Case 3: PSCI v0.2 and PSCI v0.1. ... }; +PSCI v1.0 onwards, supports OS-Initiated mode for powering off CPU domains +from the firmware. Such PM domains for which the PSCI firmware driver acts as +pseudo-controller, may also be specified in the DT under the psci node. The +domain definitions must follow the domain idle state specifications per [3]. +The domain states themselves must be compatible with 'arm,idle-state' defined +in [1] and need to specify the arm,psci-suspend-param property for each idle +state. + +More information on defining CPU PM domains is available in [4]. + +Example: OS-Iniated PSCI based PM domains with 1 CPU in each domain + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + CPU0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x0>; + enable-method = "psci"; + cpu-idle-states = <&CPU_PWRDN>; + power-domains = <&CPU_PD0>; + }; + + CPU1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a57", "arm,armv8"; + reg = <0x100>; + enable-method = "psci"; + cpu-idle-states = <&CPU_PWRDN>; + power-domains = <&CPU_PD1>; + }; + + idle-states { + CPU_PWRDN: cpu_power_down{ + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x000001>; + entry-latency-us = <10>; + exit-latency-us = <10>; + min-residency-us = <100>; + }; + + CLUSTER_RET: domain_ret { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x1000010>; + entry-latency-us = <500>; + exit-latency-us = <500>; + min-residency-us = <2000>; + }; + + CLUSTER_PWR_DWN: domain_gdhs { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x1000030>; + entry-latency-us = <2000>; + exit-latency-us = <2000>; + min-residency-us = <6000>; + }; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + + CPU_PD0: cpu-pd@0 { + #power-domain-cells = <0>; + domain-idle-states = <&CLUSTER_RET>, <&CLUSTER_PWR_DWN>; + }; + + CPU_PD1: cpu-pd@1 { + #power-domain-cells = <0>; + domain-idle-states = <&CLUSTER_PWR_DWN>; + }; + }; + [1] Kernel documentation - ARM idle states bindings Documentation/devicetree/bindings/arm/idle-states.txt [2] Power State Coordination Interface (PSCI) specification http://infocenter.arm.com/help/topic/com.arm.doc.den0022c/DEN0022C_Power_State_Coordination_Interface.pdf +[3]. PM Domains description + Documentation/devicetree/bindings/power/power_domain.txt +[4]. CPU PM Domains description + Documentation/power/cpu_domains.txt