From patchwork Wed Aug 8 10:38:09 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Hongbo Zhang X-Patchwork-Id: 954895 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (mailfrom) smtp.mailfrom=gcc.gnu.org (client-ip=209.132.180.131; helo=sourceware.org; envelope-from=gcc-patches-return-483373-incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=) Authentication-Results: ozlabs.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=gcc.gnu.org header.i=@gcc.gnu.org header.b="ydrvqWLN"; dkim=pass (1024-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="iT28tVP8"; dkim-atps=neutral Received: from sourceware.org (server1.sourceware.org [209.132.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 41lntV2X39z9s0n for ; Wed, 8 Aug 2018 20:38:57 +1000 (AEST) DomainKey-Signature: a=rsa-sha1; c=nofws; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender:from :to:cc:subject:date:message-id; q=dns; s=default; b=bKOZ1iswy/Y+ XGAUVsKlip+kmZuCNBGNhnPYTytf1qket2f/JpOU2jWypH29dmy9em0lmFGYpN3w H7XkjDYt2w9jfVUYRL10wYTsLkUosKcOS5cj0QbPMFgRy6JNQ0EtI0FjSI3tM3BU SIsgetfKRyWAr9ak262DsC+k5gV7DwI= DKIM-Signature: v=1; a=rsa-sha1; c=relaxed; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender:from :to:cc:subject:date:message-id; s=default; bh=YqajStcs/T1WnZ4X/7 f/01zDXzA=; b=ydrvqWLNNMOphvvOoT3ysUosGQvZhs1PRvi3skRPPi0s2PU9aP lwUMFbiOnTQeWIuXXo0FDdX7FGYU5ZF4jCSyIpkGZ2Egne/R4pjm/+pwNKGA+6bv 4WsZ9VLXfjFD+ZHH5CZnR2EA+QYgW1zEclEd3/94mSFvbpImwubnC1iG0= Received: (qmail 80110 invoked by alias); 8 Aug 2018 10:38:50 -0000 Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Unsubscribe: List-Archive: List-Post: List-Help: Sender: gcc-patches-owner@gcc.gnu.org Delivered-To: mailing list gcc-patches@gcc.gnu.org Received: (qmail 80088 invoked by uid 89); 8 Aug 2018 10:38:49 -0000 Authentication-Results: sourceware.org; auth=none X-Spam-SWARE-Status: No, score=-26.9 required=5.0 tests=BAYES_00, GIT_PATCH_0, GIT_PATCH_1, GIT_PATCH_2, GIT_PATCH_3, RCVD_IN_DNSWL_NONE, SPF_PASS autolearn=ham version=3.3.2 spammy=samsung, Samsung, HX-HELO:sk:mail-pg, H*r:sk:mail-pg X-HELO: mail-pg1-f179.google.com Received: from mail-pg1-f179.google.com (HELO mail-pg1-f179.google.com) (209.85.215.179) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP; Wed, 08 Aug 2018 10:38:47 +0000 Received: by mail-pg1-f179.google.com with SMTP id r1-v6so891438pgp.11 for ; Wed, 08 Aug 2018 03:38:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=J9FTYOvEHi22iTw+SbKWndxS/WZ//D/gIpShd+EeTTs=; b=iT28tVP8VH7OPGzwB5VCMVH1OHTrLhY/bHG64syA9+Kt/B4aqrJdF8Qc24nlA+zEVC MPcNocyBdEfXvH+IEBH9t4fIXD0bMPiV2C3ksxMWkowanFurKWhltJNbnb+45d+N5/Tg 5RSBq7hbMCBVLmrBeN2KtCXh4aQOSE4EzO57k= Received: from localhost.localdomain ([45.56.155.47]) by smtp.gmail.com with ESMTPSA id g5-v6sm7497802pfc.77.2018.08.08.03.38.43 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 08 Aug 2018 03:38:45 -0700 (PDT) From: Hongbo Zhang To: james.greenhalgh@arm.com, gcc-patches@gcc.gnu.org Cc: Hongbo Zhang Subject: [PATCH v3] Add HXT Phecda core support Date: Wed, 8 Aug 2018 18:38:09 +0800 Message-Id: <1533724689-27404-1-git-send-email-hongbo.zhang@linaro.org> X-IsSubscribed: yes HXT semiconductor's CPU core Phecda, as a variant of Qualcomm qdf24xx, reuses the same tuning structure and pipeline with it. 2018-08-08 Hongbo Zhang * config/aarch64/aarch64-cores.def: Add phecda core. * config/aarch64/aarch64-tune.md: Regenerate. * doc/invoke.texi: Add phecda core. --- v3 changes: - use 'h' instead of 'H' in the comments. - rebased to the latest commit. gcc/config/aarch64/aarch64-cores.def | 3 +++ gcc/config/aarch64/aarch64-tune.md | 2 +- gcc/doc/invoke.texi | 2 +- 3 files changed, 5 insertions(+), 2 deletions(-) diff --git a/gcc/config/aarch64/aarch64-cores.def b/gcc/config/aarch64/aarch64-cores.def index 3d876b8..437ed1e 100644 --- a/gcc/config/aarch64/aarch64-cores.def +++ b/gcc/config/aarch64/aarch64-cores.def @@ -71,6 +71,9 @@ AARCH64_CORE("qdf24xx", qdf24xx, falkor, 8A, AARCH64_FL_FOR_ARCH8 | AA /* Samsung ('S') cores. */ AARCH64_CORE("exynos-m1", exynosm1, exynosm1, 8A, AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, exynosm1, 0x53, 0x001, -1) +/* HXT ('h') cores. */ +AARCH64_CORE("phecda", phecda, falkor, 8A, AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, qdf24xx, 0x68, 0x000, -1) + /* ARMv8.1-A Architecture Processors. */ /* Broadcom ('B') cores. */ diff --git a/gcc/config/aarch64/aarch64-tune.md b/gcc/config/aarch64/aarch64-tune.md index f82222c..ec75b45 100644 --- a/gcc/config/aarch64/aarch64-tune.md +++ b/gcc/config/aarch64/aarch64-tune.md @@ -1,5 +1,5 @@ ;; -*- buffer-read-only: t -*- ;; Generated automatically by gentune.sh from aarch64-cores.def (define_attr "tune" - "cortexa35,cortexa53,cortexa57,cortexa72,cortexa73,thunderx,thunderxt88p1,thunderxt88,thunderxt81,thunderxt83,xgene1,falkor,qdf24xx,exynosm1,thunderx2t99p1,vulcan,thunderx2t99,cortexa55,cortexa75,cortexa76,saphira,cortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,cortexa73cortexa53,cortexa75cortexa55,cortexa76cortexa55" + "cortexa35,cortexa53,cortexa57,cortexa72,cortexa73,thunderx,thunderxt88p1,thunderxt88,thunderxt81,thunderxt83,xgene1,falkor,qdf24xx,exynosm1,phecda,thunderx2t99p1,vulcan,thunderx2t99,cortexa55,cortexa75,cortexa76,saphira,cortexa57cortexa53,cortexa72cortexa53,cortexa73cortexa35,cortexa73cortexa53,cortexa75cortexa55,cortexa76cortexa55" (const (symbol_ref "((enum attr_tune) aarch64_tune)"))) diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi index 841cb47..3944fe4 100644 --- a/gcc/doc/invoke.texi +++ b/gcc/doc/invoke.texi @@ -14840,7 +14840,7 @@ performance of the code. Permissible values for this option are: @samp{generic}, @samp{cortex-a35}, @samp{cortex-a53}, @samp{cortex-a55}, @samp{cortex-a57}, @samp{cortex-a72}, @samp{cortex-a73}, @samp{cortex-a75}, @samp{cortex-a76}, @samp{exynos-m1}, @samp{falkor}, @samp{qdf24xx}, -@samp{saphira}, @samp{xgene1}, @samp{vulcan}, @samp{thunderx}, +@samp{saphira}, @samp{phecda}, @samp{xgene1}, @samp{vulcan}, @samp{thunderx}, @samp{thunderxt88}, @samp{thunderxt88p1}, @samp{thunderxt81}, @samp{thunderxt83}, @samp{thunderx2t99}, @samp{cortex-a57.cortex-a53}, @samp{cortex-a72.cortex-a53}, @samp{cortex-a73.cortex-a35},