Patchwork Update bfin part tests to latest silicon revision

login
register
mail settings
Submitter Henderson, Stuart
Date May 3, 2011, 1:26 p.m.
Message ID <05E9E85E39C35B4D96ED3A3190E35A10A49CB860C6@LIMKCMBX1.ad.analog.com>
Download mbox | patch
Permalink /patch/93788/
State New
Headers show

Comments

Henderson, Stuart - May 3, 2011, 1:26 p.m.
Ping
---

The attached testsuite patch updates the blackfin part macro tests to expect the latest silicon revision, as well as fixing up some duplication in the bf51x parts.

2011-05-03  Stuart Henderson  <stuart.henderson@analog.com>

    * gcc.target/bfin/mcpu-bf542.c: Update to latest silicon revision.
    * gcc.target/bfin/mcpu-bf544.c: Likewise.
    * gcc.target/bfin/mcpu-bf547.c: Likewise.
    * gcc.target/bfin/mcpu-bf548.c: Likewise.
    * gcc.target/bfin/mcpu-bf549.c: Likewise.
    * gcc.target/bfin/mcpu-bf512.c: Update to latest silicon revision and
    remove duplication.
    * gcc.target/bfin/mcpu-bf514.c: Likewise.
    * gcc.target/bfin/mcpu-bf516.c: Likewise.
    * gcc.target/bfin/mcpu-bf518.c: Likewise.


Thanks,
Stu
Bernd Schmidt - May 3, 2011, 1:55 p.m.
On 05/03/2011 03:26 PM, Henderson, Stuart wrote:
> Ping
> ---
> 
> The attached testsuite patch updates the blackfin part macro tests to expect the latest silicon revision, as well as fixing up some duplication in the bf51x parts.
> 
> 2011-05-03  Stuart Henderson  <stuart.henderson@analog.com>
> 
>     * gcc.target/bfin/mcpu-bf542.c: Update to latest silicon revision.
>     * gcc.target/bfin/mcpu-bf544.c: Likewise.
>     * gcc.target/bfin/mcpu-bf547.c: Likewise.
>     * gcc.target/bfin/mcpu-bf548.c: Likewise.
>     * gcc.target/bfin/mcpu-bf549.c: Likewise.
>     * gcc.target/bfin/mcpu-bf512.c: Update to latest silicon revision and
>     remove duplication.
>     * gcc.target/bfin/mcpu-bf514.c: Likewise.
>     * gcc.target/bfin/mcpu-bf516.c: Likewise.
>     * gcc.target/bfin/mcpu-bf518.c: Likewise.

Ok.


Bernd

Patch

Index: gcc/testsuite/gcc.target/bfin/mcpu-bf542.c
===================================================================
--- gcc/testsuite/gcc.target/bfin/mcpu-bf542.c  (revision 171215)
+++ gcc/testsuite/gcc.target/bfin/mcpu-bf542.c  (working copy)
@@ -10,8 +10,8 @@ 
 #error "__ADSPBF54x__ is not defined"
 #endif

-#if __SILICON_REVISION__ != 0x0002
-#error "__SILICON_REVISION__ is not 0x0002"
+#if __SILICON_REVISION__ != 0x0004
+#error "__SILICON_REVISION__ is not 0x0004"
 #endif

 #ifndef __WORKAROUNDS_ENABLED
Index: gcc/testsuite/gcc.target/bfin/mcpu-bf544.c
===================================================================
--- gcc/testsuite/gcc.target/bfin/mcpu-bf544.c  (revision 171215)
+++ gcc/testsuite/gcc.target/bfin/mcpu-bf544.c  (working copy)
@@ -10,8 +10,8 @@ 
 #error "__ADSPBF54x__ is not defined"
 #endif

-#if __SILICON_REVISION__ != 0x0002
-#error "__SILICON_REVISION__ is not 0x0002"
+#if __SILICON_REVISION__ != 0x0004
+#error "__SILICON_REVISION__ is not 0x0004"
 #endif

 #ifndef __WORKAROUNDS_ENABLED
Index: gcc/testsuite/gcc.target/bfin/mcpu-bf547.c
===================================================================
--- gcc/testsuite/gcc.target/bfin/mcpu-bf547.c  (revision 171215)
+++ gcc/testsuite/gcc.target/bfin/mcpu-bf547.c  (working copy)
@@ -10,8 +10,8 @@ 
 #error "__ADSPBF54x__ is not defined"
 #endif

-#if __SILICON_REVISION__ != 0x0002
-#error "__SILICON_REVISION__ is not 0x0002"
+#if __SILICON_REVISION__ != 0x0004
+#error "__SILICON_REVISION__ is not 0x0004"
 #endif

 #ifndef __WORKAROUNDS_ENABLED
Index: gcc/testsuite/gcc.target/bfin/mcpu-bf548.c
===================================================================
--- gcc/testsuite/gcc.target/bfin/mcpu-bf548.c  (revision 171215)
+++ gcc/testsuite/gcc.target/bfin/mcpu-bf548.c  (working copy)
@@ -10,8 +10,8 @@ 
 #error "__ADSPBF54x__ is not defined"
 #endif

-#if __SILICON_REVISION__ != 0x0002
-#error "__SILICON_REVISION__ is not 0x0002"
+#if __SILICON_REVISION__ != 0x0004
+#error "__SILICON_REVISION__ is not 0x0004"
 #endif

 #ifndef __WORKAROUNDS_ENABLED
Index: gcc/testsuite/gcc.target/bfin/mcpu-bf549.c
===================================================================
--- gcc/testsuite/gcc.target/bfin/mcpu-bf549.c  (revision 171215)
+++ gcc/testsuite/gcc.target/bfin/mcpu-bf549.c  (working copy)
@@ -10,8 +10,8 @@ 
 #error "__ADSPBF54x__ is not defined"
 #endif

-#if __SILICON_REVISION__ != 0x0002
-#error "__SILICON_REVISION__ is not 0x0002"
+#if __SILICON_REVISION__ != 0x0004
+#error "__SILICON_REVISION__ is not 0x0004"
 #endif

 #ifndef __WORKAROUNDS_ENABLED
Index: gcc/testsuite/gcc.target/bfin/mcpu-bf512.c
===================================================================
--- gcc/testsuite/gcc.target/bfin/mcpu-bf512.c  (revision 171215)
+++ gcc/testsuite/gcc.target/bfin/mcpu-bf512.c  (working copy)
@@ -10,8 +10,8 @@ 
 #error "__ADSPBF51x__ is not defined"
 #endif

-#if __SILICON_REVISION__ != 0x0000
-#error "__SILICON_REVISION__ is not 0x0000"
+#if __SILICON_REVISION__ != 0x0002
+#error "__SILICON_REVISION__ is not 0x0002"
 #endif

 #ifndef __WORKAROUNDS_ENABLED
@@ -29,34 +29,3 @@ 
 #ifdef __WORKAROUND_SPECULATIVE_SYNCS
 #error "__WORKAROUND_SPECULATIVE_SYNCS is defined"
 #endif
-/* Test for -mcpu=.  */
-/* { dg-do preprocess } */
-/* { dg-bfin-options "-mcpu=bf512" } */
-
-#ifndef __ADSPBF512__
-#error "__ADSPBF512__ is not defined"
-#endif
-
-#ifndef __ADSPBF51x__
-#error "__ADSPBF51x__ is not defined"
-#endif
-
-#if __SILICON_REVISION__ != 0x0000
-#error "__SILICON_REVISION__ is not 0x0000"
-#endif
-
-#ifndef __WORKAROUNDS_ENABLED
-#error "__WORKAROUNDS_ENABLED is not defined"
-#endif
-
-#ifdef __WORKAROUND_RETS
-#error "__WORKAROUND_RETS is defined"
-#endif
-
-#ifndef __WORKAROUND_SPECULATIVE_LOADS
-#error "__WORKAROUND_SPECULATIVE_LOADS is not defined"
-#endif
-
-#ifdef __WORKAROUND_SPECULATIVE_SYNCS
-#error "__WORKAROUND_SPECULATIVE_SYNCS is defined"
-#endif
Index: gcc/testsuite/gcc.target/bfin/mcpu-bf514.c
===================================================================
--- gcc/testsuite/gcc.target/bfin/mcpu-bf514.c  (revision 171215)
+++ gcc/testsuite/gcc.target/bfin/mcpu-bf514.c  (working copy)
@@ -10,8 +10,8 @@ 
 #error "__ADSPBF51x__ is not defined"
 #endif

-#if __SILICON_REVISION__ != 0x0000
-#error "__SILICON_REVISION__ is not 0x0000"
+#if __SILICON_REVISION__ != 0x0002
+#error "__SILICON_REVISION__ is not 0x0002"
 #endif

 #ifndef __WORKAROUNDS_ENABLED
@@ -29,34 +29,3 @@ 
 #ifdef __WORKAROUND_SPECULATIVE_SYNCS
 #error "__WORKAROUND_SPECULATIVE_SYNCS is defined"
 #endif
-/* Test for -mcpu=.  */
-/* { dg-do preprocess } */
-/* { dg-bfin-options "-mcpu=bf514" } */
-
-#ifndef __ADSPBF514__
-#error "__ADSPBF514__ is not defined"
-#endif
-
-#ifndef __ADSPBF51x__
-#error "__ADSPBF51x__ is not defined"
-#endif
-
-#if __SILICON_REVISION__ != 0x0000
-#error "__SILICON_REVISION__ is not 0x0000"
-#endif
-
-#ifndef __WORKAROUNDS_ENABLED
-#error "__WORKAROUNDS_ENABLED is not defined"
-#endif
-
-#ifdef __WORKAROUND_RETS
-#error "__WORKAROUND_RETS is defined"
-#endif
-
-#ifndef __WORKAROUND_SPECULATIVE_LOADS
-#error "__WORKAROUND_SPECULATIVE_LOADS is not defined"
-#endif
-
-#ifdef __WORKAROUND_SPECULATIVE_SYNCS
-#error "__WORKAROUND_SPECULATIVE_SYNCS is defined"
-#endif
Index: gcc/testsuite/gcc.target/bfin/mcpu-bf516.c
===================================================================
--- gcc/testsuite/gcc.target/bfin/mcpu-bf516.c  (revision 171215)
+++ gcc/testsuite/gcc.target/bfin/mcpu-bf516.c  (working copy)
@@ -10,8 +10,8 @@ 
 #error "__ADSPBF51x__ is not defined"
 #endif

-#if __SILICON_REVISION__ != 0x0000
-#error "__SILICON_REVISION__ is not 0x0000"
+#if __SILICON_REVISION__ != 0x0002
+#error "__SILICON_REVISION__ is not 0x0002"
 #endif

 #ifndef __WORKAROUNDS_ENABLED
@@ -29,34 +29,3 @@ 
 #ifdef __WORKAROUND_SPECULATIVE_SYNCS
 #error "__WORKAROUND_SPECULATIVE_SYNCS is defined"
 #endif
-/* Test for -mcpu=.  */
-/* { dg-do preprocess } */
-/* { dg-bfin-options "-mcpu=bf516" } */
-
-#ifndef __ADSPBF516__
-#error "__ADSPBF516__ is not defined"
-#endif
-
-#ifndef __ADSPBF51x__
-#error "__ADSPBF51x__ is not defined"
-#endif
-
-#if __SILICON_REVISION__ != 0x0000
-#error "__SILICON_REVISION__ is not 0x0000"
-#endif
-
-#ifndef __WORKAROUNDS_ENABLED
-#error "__WORKAROUNDS_ENABLED is not defined"
-#endif
-
-#ifdef __WORKAROUND_RETS
-#error "__WORKAROUND_RETS is defined"
-#endif
-
-#ifndef __WORKAROUND_SPECULATIVE_LOADS
-#error "__WORKAROUND_SPECULATIVE_LOADS is not defined"
-#endif
-
-#ifdef __WORKAROUND_SPECULATIVE_SYNCS
-#error "__WORKAROUND_SPECULATIVE_SYNCS is defined"
-#endif
Index: gcc/testsuite/gcc.target/bfin/mcpu-bf518.c
===================================================================
--- gcc/testsuite/gcc.target/bfin/mcpu-bf518.c  (revision 171215)
+++ gcc/testsuite/gcc.target/bfin/mcpu-bf518.c  (working copy)
@@ -10,8 +10,8 @@ 
 #error "__ADSPBF51x__ is not defined"
 #endif

-#if __SILICON_REVISION__ != 0x0000
-#error "__SILICON_REVISION__ is not 0x0000"
+#if __SILICON_REVISION__ != 0x0002
+#error "__SILICON_REVISION__ is not 0x0002"
 #endif

 #ifndef __WORKAROUNDS_ENABLED
@@ -29,34 +29,3 @@ 
 #ifdef __WORKAROUND_SPECULATIVE_SYNCS
 #error "__WORKAROUND_SPECULATIVE_SYNCS is defined"
 #endif
-/* Test for -mcpu=.  */
-/* { dg-do preprocess } */
-/* { dg-bfin-options "-mcpu=bf518" } */
-
-#ifndef __ADSPBF518__
-#error "__ADSPBF518__ is not defined"
-#endif
-
-#ifndef __ADSPBF51x__
-#error "__ADSPBF51x__ is not defined"
-#endif
-
-#if __SILICON_REVISION__ != 0x0000
-#error "__SILICON_REVISION__ is not 0x0000"
-#endif
-
-#ifndef __WORKAROUNDS_ENABLED
-#error "__WORKAROUNDS_ENABLED is not defined"
-#endif
-
-#ifdef __WORKAROUND_RETS
-#error "__WORKAROUND_RETS is defined"
-#endif
-
-#ifndef __WORKAROUND_SPECULATIVE_LOADS
-#error "__WORKAROUND_SPECULATIVE_LOADS is not defined"
-#endif
-
-#ifdef __WORKAROUND_SPECULATIVE_SYNCS
-#error "__WORKAROUND_SPECULATIVE_SYNCS is defined"
-#endif