Patchwork Update bfin parts to latest silicon revisions

login
register
mail settings
Submitter Henderson, Stuart
Date May 3, 2011, 1:25 p.m.
Message ID <05E9E85E39C35B4D96ED3A3190E35A10A49CB860C2@LIMKCMBX1.ad.analog.com>
Download mbox | patch
Permalink /patch/93787/
State New
Headers show

Comments

Henderson, Stuart - May 3, 2011, 1:25 p.m.
Ping
---

The attached patch adds support for (and changes defaults to) the latest silicon revisions for Blackfin parts.

2011-05-03  Stuart Henderson  <stuart.henderson@analog.com>

        * config/bfin/bfin.c (bfin_cpus): Update silicon revisions.



Thanks,
Stu
Bernd Schmidt - May 3, 2011, 1:55 p.m.
On 05/03/2011 03:25 PM, Henderson, Stuart wrote:
> Ping
> ---
> 
> The attached patch adds support for (and changes defaults to) the latest silicon revisions for Blackfin parts.
> 
> 2011-05-03  Stuart Henderson  <stuart.henderson@analog.com>
> 
>         * config/bfin/bfin.c (bfin_cpus): Update silicon revisions.

Ok.

Patch

Index: gcc/config/bfin/bfin.c
===================================================================
--- gcc/config/bfin/bfin.c      (revision 171215)
+++ gcc/config/bfin/bfin.c      (working copy)
@@ -117,15 +117,32 @@ 

 struct bfin_cpu bfin_cpus[] =
 {
+
+  {"bf512", BFIN_CPU_BF512, 0x0002,
+   WA_SPECULATIVE_LOADS | WA_05000074},
+  {"bf512", BFIN_CPU_BF512, 0x0001,
+   WA_SPECULATIVE_LOADS | WA_05000074},
   {"bf512", BFIN_CPU_BF512, 0x0000,
    WA_SPECULATIVE_LOADS | WA_05000074},

+  {"bf514", BFIN_CPU_BF514, 0x0002,
+   WA_SPECULATIVE_LOADS | WA_05000074},
+  {"bf514", BFIN_CPU_BF514, 0x0001,
+   WA_SPECULATIVE_LOADS | WA_05000074},
   {"bf514", BFIN_CPU_BF514, 0x0000,
    WA_SPECULATIVE_LOADS | WA_05000074},

+  {"bf516", BFIN_CPU_BF516, 0x0002,
+   WA_SPECULATIVE_LOADS | WA_05000074},
+  {"bf516", BFIN_CPU_BF516, 0x0001,
+   WA_SPECULATIVE_LOADS | WA_05000074},
   {"bf516", BFIN_CPU_BF516, 0x0000,
    WA_SPECULATIVE_LOADS | WA_05000074},

+  {"bf518", BFIN_CPU_BF518, 0x0002,
+   WA_SPECULATIVE_LOADS | WA_05000074},
+  {"bf518", BFIN_CPU_BF518, 0x0001,
+   WA_SPECULATIVE_LOADS | WA_05000074},
   {"bf518", BFIN_CPU_BF518, 0x0000,
    WA_SPECULATIVE_LOADS | WA_05000074},

@@ -273,6 +290,8 @@ 
   {"bf542m", BFIN_CPU_BF542M, 0x0003,
    WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},

+  {"bf542", BFIN_CPU_BF542, 0x0004,
+   WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},
   {"bf542", BFIN_CPU_BF542, 0x0002,
    WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},
   {"bf542", BFIN_CPU_BF542, 0x0001,
@@ -284,6 +303,8 @@ 
   {"bf544m", BFIN_CPU_BF544M, 0x0003,
    WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},

+  {"bf544", BFIN_CPU_BF544, 0x0004,
+   WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},
   {"bf544", BFIN_CPU_BF544, 0x0002,
    WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},
   {"bf544", BFIN_CPU_BF544, 0x0001,
@@ -295,6 +316,8 @@ 
   {"bf547m", BFIN_CPU_BF547M, 0x0003,
    WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},

+  {"bf547", BFIN_CPU_BF547, 0x0004,
+   WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},
   {"bf547", BFIN_CPU_BF547, 0x0002,
    WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},
   {"bf547", BFIN_CPU_BF547, 0x0001,
@@ -306,6 +329,8 @@ 
   {"bf548m", BFIN_CPU_BF548M, 0x0003,
    WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},

+  {"bf548", BFIN_CPU_BF548, 0x0004,
+   WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},
   {"bf548", BFIN_CPU_BF548, 0x0002,
    WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},
   {"bf548", BFIN_CPU_BF548, 0x0001,
@@ -317,6 +342,8 @@ 
   {"bf549m", BFIN_CPU_BF549M, 0x0003,
    WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},

+  {"bf549", BFIN_CPU_BF549, 0x0004,
+   WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},
   {"bf549", BFIN_CPU_BF549, 0x0002,
    WA_SPECULATIVE_LOADS | WA_INDIRECT_CALLS | WA_05000074},
   {"bf549", BFIN_CPU_BF549, 0x0001,