From patchwork Fri Apr 13 11:33:51 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Osipenko X-Patchwork-Id: 897916 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-tegra-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="e0+ays80"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 40Mwk603Pcz9s0t for ; Fri, 13 Apr 2018 21:37:34 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754402AbeDMLhd (ORCPT ); Fri, 13 Apr 2018 07:37:33 -0400 Received: from mail-lf0-f65.google.com ([209.85.215.65]:33912 "EHLO mail-lf0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754105AbeDMLgK (ORCPT ); Fri, 13 Apr 2018 07:36:10 -0400 Received: by mail-lf0-f65.google.com with SMTP id r7-v6so5036720lfr.1; Fri, 13 Apr 2018 04:36:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=UnFKp815bU+d3qoV1s9stqERWcQTIWn8O6InplMBt+0=; b=e0+ays80Ij6bDDUqjGWFQ63Ok0n12evAiS7+RGrW95OihKQjuIxZECZI49uIxbLcai 1TpqSTz51O3DOxtFadpo6B7vrtV+efLSLkzuUsjxSMeg3ueFnDkGnM7UK/+hyCoH5ICh 9czB3pr+jVfPmiuCFKylWyCTXv1lOLEEX31zBpSnDo9H/hW7iTSgQLCfYMKXNApDaiRF Rn0gqMQhPpXY/c7ASVgfdx5TqvSRxZSIv96VvRQ3a80SlT5bVVq12pKIygIx5jLtZDER 7aFB42dUDcnxZd6m8Oj19eD9wd2kWSISajrWzmlpKepdkcYt4h5HqO0GwPeh1iHh6His /wjA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=UnFKp815bU+d3qoV1s9stqERWcQTIWn8O6InplMBt+0=; b=TWEbg52WVPYvxN5NAEB1RThrLSZiV1LMH16a5lQIH/LwIEbso03gPnLZ4/sDMzyNfr 5LkVzDzvB52JocYrCPg1SOcuftaAGK8xbbr6gkKPQ8cd/kDXOQs/ny/yu+4xUIt8YCwN s+kn1ZaQmfmO4sFQw9rLrmRwXVyf0MwAD8eMw5N8RoXQ65V7GcRwF4zktALrS7mtSHCC VIlwKRjl04bZEKQ6up/a0IHhwXBUdTQC/qyIJWWU1bM6/RCzY0/AoygL6RKt0amXe6k6 G9Kza1Z/cH+DfY7ASUPgg3xukVOMa9H/YiLoSbcLLDF7A8PUTWX1wqFv3qZR2I9Z0K2d GjKg== X-Gm-Message-State: ALQs6tDCw7fyp68fFwEZgq+Sn89rn97rwQMAog7ORaZQx3vvbpJQcqlz Ds9U/UlUkSCQdZr0UReUqGI= X-Google-Smtp-Source: AIpwx48eCu+UXQBh0RstOHmIoArGButQahwe7wv+8jzN+EvGfWq9La70YdgaTdYvS5vJL11655paJg== X-Received: by 2002:a19:1a88:: with SMTP id a130-v6mr7141443lfa.7.1523619368724; Fri, 13 Apr 2018 04:36:08 -0700 (PDT) Received: from localhost.localdomain (ppp109-252-91-201.pppoe.spdop.ru. [109.252.91.201]) by smtp.gmail.com with ESMTPSA id y22sm949152ljy.70.2018.04.13.04.36.07 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 13 Apr 2018 04:36:08 -0700 (PDT) From: Dmitry Osipenko To: Thierry Reding , Jonathan Hunter Cc: Rob Herring , devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 12/15] memory: tegra: Add Tegra124 memory controller hot resets Date: Fri, 13 Apr 2018 14:33:51 +0300 Message-Id: <0afee59fe60d661e8068763e66db109242a81554.1523301400.git.digetx@gmail.com> X-Mailer: git-send-email 2.17.0 In-Reply-To: References: In-Reply-To: References: Sender: linux-tegra-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-tegra@vger.kernel.org Define the table of memory controller hot resets for Tegra124. Signed-off-by: Dmitry Osipenko --- drivers/memory/tegra/tegra124.c | 42 +++++++++++++++++++++++++++++++++ 1 file changed, 42 insertions(+) diff --git a/drivers/memory/tegra/tegra124.c b/drivers/memory/tegra/tegra124.c index bd16555cca0f..b561a1fe7f46 100644 --- a/drivers/memory/tegra/tegra124.c +++ b/drivers/memory/tegra/tegra124.c @@ -1012,6 +1012,42 @@ static const struct tegra_smmu_group_soc tegra124_groups[] = { }, }; +#define TEGRA124_MC_RESET(_name, _control, _status, _bit) \ + { \ + .name = #_name, \ + .id = TEGRA124_MC_RESET_##_name, \ + .control = _control, \ + .status = _status, \ + .bit = _bit, \ + } + +static const struct tegra_mc_reset tegra124_mc_resets[] = { + TEGRA124_MC_RESET(AFI, 0x200, 0x204, 0), + TEGRA124_MC_RESET(AVPC, 0x200, 0x204, 1), + TEGRA124_MC_RESET(DC, 0x200, 0x204, 2), + TEGRA124_MC_RESET(DCB, 0x200, 0x204, 3), + TEGRA124_MC_RESET(HC, 0x200, 0x204, 6), + TEGRA124_MC_RESET(HDA, 0x200, 0x204, 7), + TEGRA124_MC_RESET(ISP2, 0x200, 0x204, 8), + TEGRA124_MC_RESET(MPCORE, 0x200, 0x204, 9), + TEGRA124_MC_RESET(MPCORELP, 0x200, 0x204, 10), + TEGRA124_MC_RESET(MSENC, 0x200, 0x204, 11), + TEGRA124_MC_RESET(PPCS, 0x200, 0x204, 14), + TEGRA124_MC_RESET(SATA, 0x200, 0x204, 15), + TEGRA124_MC_RESET(VDE, 0x200, 0x204, 16), + TEGRA124_MC_RESET(VI, 0x200, 0x204, 17), + TEGRA124_MC_RESET(VIC, 0x200, 0x204, 18), + TEGRA124_MC_RESET(XUSB_HOST, 0x200, 0x204, 19), + TEGRA124_MC_RESET(XUSB_DEV, 0x200, 0x204, 20), + TEGRA124_MC_RESET(TSEC, 0x200, 0x204, 21), + TEGRA124_MC_RESET(SDMMC1, 0x200, 0x204, 22), + TEGRA124_MC_RESET(SDMMC2, 0x200, 0x204, 23), + TEGRA124_MC_RESET(SDMMC3, 0x200, 0x204, 25), + TEGRA124_MC_RESET(SDMMC4, 0x970, 0x974, 0), + TEGRA124_MC_RESET(ISP2B, 0x970, 0x974, 1), + TEGRA124_MC_RESET(GPU, 0x970, 0x974, 2), +}; + #ifdef CONFIG_ARCH_TEGRA_124_SOC static const struct tegra_smmu_soc tegra124_smmu_soc = { .clients = tegra124_mc_clients, @@ -1038,6 +1074,9 @@ const struct tegra_mc_soc tegra124_mc_soc = { .intmask = MC_INT_DECERR_MTS | MC_INT_SECERR_SEC | MC_INT_DECERR_VPR | MC_INT_INVALID_APB_ASID_UPDATE | MC_INT_INVALID_SMMU_PAGE | MC_INT_SECURITY_VIOLATION | MC_INT_DECERR_EMEM, + .reset_ops = &terga_mc_reset_ops_common, + .resets = tegra124_mc_resets, + .num_resets = ARRAY_SIZE(tegra124_mc_resets), }; #endif /* CONFIG_ARCH_TEGRA_124_SOC */ @@ -1065,5 +1104,8 @@ const struct tegra_mc_soc tegra132_mc_soc = { .intmask = MC_INT_DECERR_MTS | MC_INT_SECERR_SEC | MC_INT_DECERR_VPR | MC_INT_INVALID_APB_ASID_UPDATE | MC_INT_INVALID_SMMU_PAGE | MC_INT_SECURITY_VIOLATION | MC_INT_DECERR_EMEM, + .reset_ops = &terga_mc_reset_ops_common, + .resets = tegra124_mc_resets, + .num_resets = ARRAY_SIZE(tegra124_mc_resets), }; #endif /* CONFIG_ARCH_TEGRA_132_SOC */