From patchwork Mon Apr 9 19:28:25 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Osipenko X-Patchwork-Id: 896382 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-tegra-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="miumhmWv"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 40KgR72BNnz9s25 for ; Tue, 10 Apr 2018 05:31:47 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754094AbeDITb2 (ORCPT ); Mon, 9 Apr 2018 15:31:28 -0400 Received: from mail-wm0-f66.google.com ([74.125.82.66]:40760 "EHLO mail-wm0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752939AbeDIT3x (ORCPT ); Mon, 9 Apr 2018 15:29:53 -0400 Received: by mail-wm0-f66.google.com with SMTP id x4so18830437wmh.5; Mon, 09 Apr 2018 12:29:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=QAfbKfFgdtoGQ/0bjwvG7yBAOdwgCuBDYvHLC3SBdX8=; b=miumhmWvve6Rm9cCunXYzxINtaKa/A3N8F0kx0LMV/9TdksXaZLiFCOckvbA52R8aP FfoMyBJYnlAcvNvwR5lUXy++GR0CG/zuTyQfLik2mir8+AVgabHLmPbWX/Ig2FIzlX2W m7gHagn8uZbGz4fJkEX4mHSci+VzFf6PPyXr1hLCjPzHp1gxfVTEZgUFk5ABF5gehdL1 WhgXku3N2ZFf0uC5BGign9mXfY0ACpYajJnZU1cR7dDgeRLK4XvGRMxqFvVHLk31qi+S Ao0bf/eK6E+wsu3LeEVPQfJXf/9xqAdmNzicejuQ1JMd3qDPsiKro65V98H5dYYqxPI2 oqtg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=QAfbKfFgdtoGQ/0bjwvG7yBAOdwgCuBDYvHLC3SBdX8=; b=SHpiLJFLhiv50xJ2cmM6VijvedyuSv0BrBWrv8d4VjSgGbwcDouWylY882Yfw392N5 OuHa0XhGYlt1EN5hrd1IxObXTnvf1bpDNdd07sclyIXaTb6eoAeVFqtNDJEvpFMFDOLt g/VjLctFVVktZ2Uog22aUTWwdoFJMRXgMJd71CD1+UZ+YWtf671bSczmkZJFI7ARqdR9 jvvHI8VWkRvCidh0048y7iEbydvXv0GwWFGoh+o8P/majKNbDSZ4LiK1EbU2EvBJ4Wh1 vtpWGlKjTndYS3a0Wel4Zs5eh6mdoX4Jhj1GHynxDXz7hXuAXWM7Vtx3/ZwyKC8tf5Sk N92g== X-Gm-Message-State: ALQs6tBTZ8a/72nID+8YqqqDvf3/n7hXNS+H1BTqPrpeRMHavc1NyXul L3UtIt9twdms1ifyLhwZ6rWodTOx X-Google-Smtp-Source: AIpwx48BQC40sF/u/dq4QuXDmuidk+Ob79PylWA7yo+hSKVWE5pCyJG9cOLt0zHpBqPdjiJSsGNEnw== X-Received: by 10.28.69.68 with SMTP id s65mr750272wma.25.1523302191408; Mon, 09 Apr 2018 12:29:51 -0700 (PDT) Received: from localhost.localdomain (ppp109-252-91-235.pppoe.spdop.ru. [109.252.91.235]) by smtp.gmail.com with ESMTPSA id 6sm88025wmf.31.2018.04.09.12.29.50 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 09 Apr 2018 12:29:50 -0700 (PDT) From: Dmitry Osipenko To: Thierry Reding , Jonathan Hunter Cc: Rob Herring , devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 03/15] dt-bindings: arm: tegra: Document #reset-cells property of the Tegra20 MC Date: Mon, 9 Apr 2018 22:28:25 +0300 Message-Id: <57c08ef0d2e3dbc6ad0e91f426c5db5b181b0ab9.1523301400.git.digetx@gmail.com> X-Mailer: git-send-email 2.16.3 In-Reply-To: References: In-Reply-To: References: Sender: linux-tegra-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-tegra@vger.kernel.org Memory Controller has a memory client "hot reset" functionality, which resets the DMA interface of a memory client, so MC is a reset controller. Signed-off-by: Dmitry Osipenko Reviewed-by: Rob Herring --- .../devicetree/bindings/arm/tegra/nvidia,tegra20-mc.txt | 12 +++++++++++- 1 file changed, 11 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-mc.txt b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-mc.txt index f9632bacbd04..7d60a50a4fa1 100644 --- a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-mc.txt +++ b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-mc.txt @@ -6,11 +6,21 @@ Required properties: example below. Note that the MC registers are interleaved with the GART registers, and hence must be represented as multiple ranges. - interrupts : Should contain MC General interrupt. +- #reset-cells : Should be 1. This cell represents memory client module ID. + The assignments may be found in header file + or in the TRM documentation. Example: - memory-controller@7000f000 { + mc: memory-controller@7000f000 { compatible = "nvidia,tegra20-mc"; reg = <0x7000f000 0x024 0x7000f03c 0x3c4>; interrupts = <0 77 0x04>; + #reset-cells = <1>; + }; + + video-codec@6001a000 { + compatible = "nvidia,tegra20-vde"; + ... + resets = <&mc TEGRA20_MC_RESET_VDE>; };