From patchwork Mon Mar 12 21:11:12 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Martin Blumenstingl X-Patchwork-Id: 884889 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=quarantine dis=none) header.from=googlemail.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=googlemail.com header.i=@googlemail.com header.b="gvqNL7Lu"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 400Vz93LM3z9sSn for ; Tue, 13 Mar 2018 08:11:33 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932242AbeCLVLb (ORCPT ); Mon, 12 Mar 2018 17:11:31 -0400 Received: from mail-wr0-f196.google.com ([209.85.128.196]:34320 "EHLO mail-wr0-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932265AbeCLVLa (ORCPT ); Mon, 12 Mar 2018 17:11:30 -0400 Received: by mail-wr0-f196.google.com with SMTP id o8so17150657wra.1 for ; Mon, 12 Mar 2018 14:11:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlemail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=+EpJAILlBoIE87E6ZS/DOkoByMeCUoqddP7A1BGWY9I=; b=gvqNL7LutNg5U7S73x8cinm5BvoxX2VRb2q/uAeBr0y1m0poUhENKT/VjlN4/qY6ex t/+5YWAaQAogM80Ja8tnJk+cBI5KYewId5ixWppd47Su/oUj8LaEsnYaCZ6Az7mmH0aj PeWbc3MJSGeG/LsnbouJ2jBe6VXs8xIVy+xwprRwdjy9Je9ZO/j0Tkcr77M44KDxyyhS JDgQlRxLFqFYAADlTxhg8aHS3iy2pBZQPE/5hioEcAkDjZkGcZ5UDvKJRrpWlmoQfWFi v2bRe0Otj4DL6Zv8iBiqw2SvbwNBgExMXoZuO54Bxsz3v6vT4r4hvFP//5EbX+/ewNAF kx0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=+EpJAILlBoIE87E6ZS/DOkoByMeCUoqddP7A1BGWY9I=; b=Dk43J9o8nfqvvgXUUO7pcRSFkseT/lkhthBSpWm1GrUYlrkY6crjKIlBKYTvHkzzcS cKbqSq0hBZ46bvKILJkMyOXU0eqrW+TQnPIFAKBtOo5vVmcwQY9NDFVRB9inFuu720uK l3Yi9EIIYEvOuiy8mLAKppK9KKxrrF9BBPWzC666F8QWymmqdk5nI3ZpA1amMvsajlSC qio/qkaeRF7hmMHRYnj9sbj9GqMxNzn6gc4dyhz1Z+zAgbYJtn1Y3Qso7fOFjCOUN8qT 1X9ac0F14pJiuKeyZX5oMvbRFLt8Ci+ZxNT9xgSuZ6M/mkZ5ohbbAPp9hwFosjl2jqia J5pQ== X-Gm-Message-State: AElRT7EyJ0Y2ohvoGToEWX+PnVm4H/8W56w50jTpn+P1ft0T2jDWYxGj PkJ4T+NrJfyjkL6xBT5DLmY= X-Google-Smtp-Source: AG47ELsZCxDFlFX97H+oxp9it0BZZIe/1Jb1LkiMgEr93CgGQwkGYHFSUHaW8PyyfexeMcsAFZdexQ== X-Received: by 10.223.151.204 with SMTP id t12mr7993987wrb.156.1520889089661; Mon, 12 Mar 2018 14:11:29 -0700 (PDT) Received: from blackbox.darklights.net (p200300DCD727EA045CF34752465B2482.dip0.t-ipconnect.de. [2003:dc:d727:ea04:5cf3:4752:465b:2482]) by smtp.googlemail.com with ESMTPSA id j6sm7887530wmg.14.2018.03.12.14.11.28 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 12 Mar 2018 14:11:29 -0700 (PDT) From: Martin Blumenstingl To: kishon@ti.com, linux-amlogic@lists.infradead.org Cc: robh+dt@kernel.org, mark.rutland@arm.com, devicetree@vger.kernel.org, carlo@caione.org, khilman@baylibre.com, narmstrong@baylibre.com, jbrunet@baylibre.com, yixun.lan@amlogic.com, Martin Blumenstingl Subject: [PATCH v5 1/2] dt-bindings: phy: Add support for the USB3 PHY on Amlogic Meson GXL SoCs Date: Mon, 12 Mar 2018 22:11:12 +0100 Message-Id: <20180312211113.26784-2-martin.blumenstingl@googlemail.com> X-Mailer: git-send-email 2.16.2 In-Reply-To: <20180312211113.26784-1-martin.blumenstingl@googlemail.com> References: <20180312211113.26784-1-martin.blumenstingl@googlemail.com> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Amlogic Meson GXL SoCs use a dwc3 controller with two (GXM - a variant for GXL, has three) USB2 ports. The first USB2 port supports host and peripheral (also called "device") mode. While the dwc3 controller has no USB3 port enabled we still need the USB3 PHY to be initialized. Otherwise high-speed USB transfers (for example with a USB flash drive) may time out (most often seen on boards with mainline u-boot, where the bootloader does not initialize the USB3 PHY registers). Signed-off-by: Martin Blumenstingl Reviewed-by: Rob Herring Tested-by: Yixun Lan Tested-by: Neil Armstrong --- .../devicetree/bindings/phy/meson-gxl-usb3-phy.txt | 31 ++++++++++++++++++++++ 1 file changed, 31 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/meson-gxl-usb3-phy.txt diff --git a/Documentation/devicetree/bindings/phy/meson-gxl-usb3-phy.txt b/Documentation/devicetree/bindings/phy/meson-gxl-usb3-phy.txt new file mode 100644 index 000000000000..114947e1de3d --- /dev/null +++ b/Documentation/devicetree/bindings/phy/meson-gxl-usb3-phy.txt @@ -0,0 +1,31 @@ +* Amlogic Meson GXL and GXM USB3 PHY and OTG detection binding + +Required properties: +- compatible: Should be "amlogic,meson-gxl-usb3-phy" +- #phys-cells: must be 0 (see phy-bindings.txt in this directory) +- reg: The base address and length of the registers +- interrupts: the interrupt specifier for the OTG detection +- clocks: phandles to the clocks for + - the USB3 PHY + - and peripheral mode/OTG detection +- clock-names: must contain "phy" and "peripheral" +- resets: phandle to the reset lines for: + - the USB3 PHY and + - peripheral mode/OTG detection +- reset-names: must contain "phy" and "peripheral" + +Optional properties: +- phy-supply: see phy-bindings.txt in this directory + + +Example: + usb3_phy0: phy@78080 { + compatible = "amlogic,meson-gxl-usb3-phy"; + #phy-cells = <0>; + reg = <0x0 0x78080 0x0 0x20>; + interrupts = ; + clocks = <&clkc CLKID_USB_OTG>, <&clkc_AO CLKID_AO_CEC_32K>; + clock-names = "phy", "peripheral"; + resets = <&reset RESET_USB_OTG>, <&reset RESET_USB_OTG>; + reset-names = "phy", "peripheral"; + };