From patchwork Tue Feb 20 16:36:31 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Osipenko X-Patchwork-Id: 875621 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-tegra-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="uXwQ0KKj"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3zmDM55XtPz9s3N for ; Wed, 21 Feb 2018 08:31:13 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753111AbeBTQhU (ORCPT ); Tue, 20 Feb 2018 11:37:20 -0500 Received: from mail-lf0-f68.google.com ([209.85.215.68]:37489 "EHLO mail-lf0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753020AbeBTQgw (ORCPT ); Tue, 20 Feb 2018 11:36:52 -0500 Received: by mail-lf0-f68.google.com with SMTP id y19so5078209lfd.4; Tue, 20 Feb 2018 08:36:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=+N7yT+KajZ+co9k/72PE7J7rXLSOnHJnObNa4Ks+rNQ=; b=uXwQ0KKjK/fM9E0aLj34QEx5cpIYQAQ0tjPJIELBGsIiQANgApl+6g9/0uxRW3uSOj 0vXp7ajyJP5XgckKjbEshCMaGOL0lfjDFJSVYZDlcTEjp6fVAl2acryyd5SJfUNkTajW aRJ05LMkUfbtSOLNwfDOPDL+JdiY45HfKnZNQ2YVApDWywZ6YGvvBU6EwTroE+bZERTs U7gcICTSWwYSKiOpMAGeidKy6XJjD6oIP9B9JHbvq2RG4N25Bx23H2m7lJMN0qzHl1rt hBfD3qXBzsVcSrMe8z2CVOjXKbBfBEAQbxx1R7VHA+UrCyakxkrfTZpzpzFyOhhrCGVf bCVg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=+N7yT+KajZ+co9k/72PE7J7rXLSOnHJnObNa4Ks+rNQ=; b=gy++8nH5Ps4cvfieBc1UD8/aDU9Yy8e262CFVrs8EqHo0ybxonoB93r78a+rCGO4OB 9Q19dvX2GDfh7InMHul6vtzpX7BTPM1tj86qA8i3OF9r3GclD3my436hyl6rqMMr3v2q RPzkoPy/6OOFJ27LWvE0onsirVUpoJi7hx7IFB65jwzsa2DM5bLSn7fP/g5FWWAg43Y7 ueyJZ3nt9rlMiTgOlzZU+wRHi+7Qj7BzWi3r7WHAaVsEQwC5eHk6QdcbUfxgPT3TECsV LcVPM+f0wytVUWs7HMsBAhLY8HrmVnwxU+nQW2fFx32ZEVNZbjJmEIxGRK+sZ74w13K7 qc+A== X-Gm-Message-State: APf1xPD2cNd6brEFQGABXBexjW4H7hkLLsUoYni6BtOgEg3XFiT214ug hY7gVMKW+OcdGHzoYieeRvY= X-Google-Smtp-Source: AH8x224VIpKN/W8fOnobRsBilrLD9ecKLZ6RSrxiYzgK+0/LqwLe/KoHKNdZKd8OZCZ2ZfxBxsL0Vw== X-Received: by 10.46.51.7 with SMTP id d7mr155360ljc.78.1519144610320; Tue, 20 Feb 2018 08:36:50 -0800 (PST) Received: from localhost.localdomain (ppp109-252-55-234.pppoe.spdop.ru. [109.252.55.234]) by smtp.gmail.com with ESMTPSA id z6sm1191311ljc.23.2018.02.20.08.36.49 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 20 Feb 2018 08:36:49 -0800 (PST) From: Dmitry Osipenko To: Thierry Reding , Jonathan Hunter , Rob Herring Cc: devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 14/15] memory: tegra: Add Tegra30 memory controller hot resets Date: Tue, 20 Feb 2018 19:36:31 +0300 Message-Id: X-Mailer: git-send-email 2.16.1 In-Reply-To: References: In-Reply-To: References: Sender: linux-tegra-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-tegra@vger.kernel.org Define the table of memory controller hot resets for Tegra30. Signed-off-by: Dmitry Osipenko --- drivers/memory/tegra/tegra30.c | 33 +++++++++++++++++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/drivers/memory/tegra/tegra30.c b/drivers/memory/tegra/tegra30.c index d2ba50ed0490..8ace95910133 100644 --- a/drivers/memory/tegra/tegra30.c +++ b/drivers/memory/tegra/tegra30.c @@ -960,6 +960,36 @@ static const struct tegra_smmu_soc tegra30_smmu_soc = { .num_asids = 4, }; +#define TEGRA30_MC_RESET(_name, _control, _status, _bit) \ + { \ + .name = #_name, \ + .id = TEGRA30_MC_RESET_##_name, \ + .control = _control, \ + .status = _status, \ + .bit = _bit, \ + } + +static const struct tegra_mc_reset tegra30_mc_resets[] = { + TEGRA30_MC_RESET(AFI, 0x200, 0x204, 0), + TEGRA30_MC_RESET(AVPC, 0x200, 0x204, 1), + TEGRA30_MC_RESET(DC, 0x200, 0x204, 2), + TEGRA30_MC_RESET(DCB, 0x200, 0x204, 3), + TEGRA30_MC_RESET(EPP, 0x200, 0x204, 4), + TEGRA30_MC_RESET(2D, 0x200, 0x204, 5), + TEGRA30_MC_RESET(HC, 0x200, 0x204, 6), + TEGRA30_MC_RESET(HDA, 0x200, 0x204, 7), + TEGRA30_MC_RESET(ISP, 0x200, 0x204, 8), + TEGRA30_MC_RESET(MPCORE, 0x200, 0x204, 9), + TEGRA30_MC_RESET(MPCORELP, 0x200, 0x204, 10), + TEGRA30_MC_RESET(MPE, 0x200, 0x204, 11), + TEGRA30_MC_RESET(3D, 0x200, 0x204, 12), + TEGRA30_MC_RESET(3D2, 0x200, 0x204, 13), + TEGRA30_MC_RESET(PPCS, 0x200, 0x204, 14), + TEGRA30_MC_RESET(SATA, 0x200, 0x204, 15), + TEGRA30_MC_RESET(VDE, 0x200, 0x204, 16), + TEGRA30_MC_RESET(VI, 0x200, 0x204, 17), +}; + const struct tegra_mc_soc tegra30_mc_soc = { .clients = tegra30_mc_clients, .num_clients = ARRAY_SIZE(tegra30_mc_clients), @@ -969,4 +999,7 @@ const struct tegra_mc_soc tegra30_mc_soc = { .smmu = &tegra30_smmu_soc, .intmask = MC_INT_INVALID_SMMU_PAGE | MC_INT_SECURITY_VIOLATION | MC_INT_DECERR_EMEM, + .resets_ops = &terga_mc_resets_ops_common, + .resets = tegra30_mc_resets, + .num_resets = ARRAY_SIZE(tegra30_mc_resets), };