| Message ID | 20180110052048.4425-4-peng.fan@nxp.com |
|---|---|
| State | Awaiting Upstream |
| Delegated to: | Stefano Babic |
| Headers | show |
| Series | imx: add i.MX8M support and i.MX8MQ EVK | expand |
On 10/01/2018 06:20, Peng Fan wrote: > Add register definition header file for i.MX8M > > Signed-off-by: Peng Fan <peng.fan@nxp.com> > Reviewed-by: Fabio Estevam <fabio.estevam@nxp.com> > Cc: Stefano Babic <sbabic@denx.de> > --- > arch/arm/include/asm/arch-mx8m/imx-regs.h | 468 ++++++++++++++++++++++++++++++ > 1 file changed, 468 insertions(+) > create mode 100644 arch/arm/include/asm/arch-mx8m/imx-regs.h > > diff --git a/arch/arm/include/asm/arch-mx8m/imx-regs.h b/arch/arm/include/asm/arch-mx8m/imx-regs.h > new file mode 100644 > index 0000000000..a10034cc35 > --- /dev/null > +++ b/arch/arm/include/asm/arch-mx8m/imx-regs.h > @@ -0,0 +1,468 @@ > +/* > + * Copyright 2017 NXP > + * > + * SPDX-License-Identifier: GPL-2.0+ > + */ > + > +#ifndef __ASM_ARCH_MX8M_REGS_H__ > +#define __ASM_ARCH_MX8M_REGS_H__ > + > +#include <asm/mach-imx/regs-lcdif.h> > + > +#define ROM_VERSION_A0 0x800 > +#define ROM_VERSION_B0 0x83C > + > +#define M4_BOOTROM_BASE_ADDR 0x007E0000 > + > +#define SAI1_BASE_ADDR 0x30010000 > +#define SAI6_BASE_ADDR 0x30030000 > +#define SAI5_BASE_ADDR 0x30040000 > +#define SAI4_BASE_ADDR 0x30050000 > +#define SPBA2_BASE_ADDR 0x300F0000 > +#define AIPS1_BASE_ADDR 0x301F0000 > +#define GPIO1_BASE_ADDR 0X30200000 > +#define GPIO2_BASE_ADDR 0x30210000 > +#define GPIO3_BASE_ADDR 0x30220000 > +#define GPIO4_BASE_ADDR 0x30230000 > +#define GPIO5_BASE_ADDR 0x30240000 > +#define ANA_TSENSOR_BASE_ADDR 0x30260000 > +#define ANA_OSC_BASE_ADDR 0x30270000 > +#define WDOG1_BASE_ADDR 0x30280000 > +#define WDOG2_BASE_ADDR 0x30290000 > +#define WDOG3_BASE_ADDR 0x302A0000 > +#define SDMA2_BASE_ADDR 0x302C0000 > +#define GPT1_BASE_ADDR 0x302D0000 > +#define GPT2_BASE_ADDR 0x302E0000 > +#define GPT3_BASE_ADDR 0x302F0000 > +#define ROMCP_BASE_ADDR 0x30310000 > +#define LCDIF_BASE_ADDR 0x30320000 > +#define IOMUXC_BASE_ADDR 0x30330000 > +#define IOMUXC_GPR_BASE_ADDR 0x30340000 > +#define OCOTP_BASE_ADDR 0x30350000 > +#define ANATOP_BASE_ADDR 0x30360000 > +#define SNVS_HP_BASE_ADDR 0x30370000 > +#define CCM_BASE_ADDR 0x30380000 > +#define SRC_BASE_ADDR 0x30390000 > +#define GPC_BASE_ADDR 0x303A0000 > +#define SEMAPHORE1_BASE_ADDR 0x303B0000 > +#define SEMAPHORE2_BASE_ADDR 0x303C0000 > +#define RDC_BASE_ADDR 0x303D0000 > +#define CSU_BASE_ADDR 0x303E0000 > + > +#define AIPS2_BASE_ADDR 0x305F0000 > +#define PWM1_BASE_ADDR 0x30660000 > +#define PWM2_BASE_ADDR 0x30670000 > +#define PWM3_BASE_ADDR 0x30680000 > +#define PWM4_BASE_ADDR 0x30690000 > +#define SYSCNT_RD_BASE_ADDR 0x306A0000 > +#define SYSCNT_CMP_BASE_ADDR 0x306B0000 > +#define SYSCNT_CTRL_BASE_ADDR 0x306C0000 > +#define GPT6_BASE_ADDR 0x306E0000 > +#define GPT5_BASE_ADDR 0x306F0000 > +#define GPT4_BASE_ADDR 0x30700000 > +#define PERFMON1_BASE_ADDR 0x307C0000 > +#define PERFMON2_BASE_ADDR 0x307D0000 > +#define QOSC_BASE_ADDR 0x307F0000 > + > +#define SPDIF1_BASE_ADDR 0x30810000 > +#define ECSPI1_BASE_ADDR 0x30820000 > +#define ECSPI2_BASE_ADDR 0x30830000 > +#define ECSPI3_BASE_ADDR 0x30840000 > +#define UART1_BASE_ADDR 0x30860000 > +#define UART3_BASE_ADDR 0x30880000 > +#define UART2_BASE_ADDR 0x30890000 > +#define SPDIF2_BASE_ADDR 0x308A0000 > +#define SAI2_BASE_ADDR 0x308B0000 > +#define SAI3_BASE_ADDR 0x308C0000 > +#define SPBA1_BASE_ADDR 0x308F0000 > +#define CAAM_BASE_ADDR 0x30900000 > +#define AIPS3_BASE_ADDR 0x309F0000 > +#define MIPI_PHY_BASE_ADDR 0x30A00000 > +#define MIPI_DSI_BASE_ADDR 0x30A10000 > +#define I2C1_BASE_ADDR 0x30A20000 > +#define I2C2_BASE_ADDR 0x30A30000 > +#define I2C3_BASE_ADDR 0x30A40000 > +#define I2C4_BASE_ADDR 0x30A50000 > +#define UART4_BASE_ADDR 0x30A60000 > +#define MIPI_CSI_BASE_ADDR 0x30A70000 > +#define MIPI_CSI_PHY1_BASE_ADDR 0x30A80000 > +#define CSI1_BASE_ADDR 0x30A90000 > +#define MU_A_BASE_ADDR 0x30AA0000 > +#define MU_B_BASE_ADDR 0x30AB0000 > +#define SEMAPHOR_HS_BASE_ADDR 0x30AC0000 > +#define USDHC1_BASE_ADDR 0x30B40000 > +#define USDHC2_BASE_ADDR 0x30B50000 > +#define MIPI_CS2_BASE_ADDR 0x30B60000 > +#define MIPI_CSI_PHY2_BASE_ADDR 0x30B70000 > +#define CSI2_BASE_ADDR 0x30B80000 > +#define QSPI0_BASE_ADDR 0x30BB0000 > +#define QSPI0_AMBA_BASE 0x08000000 > +#define SDMA1_BASE_ADDR 0x30BD0000 > +#define ENET1_BASE_ADDR 0x30BE0000 > + > +#define HDMI_CTRL_BASE_ADDR 0x32C00000 > +#define AIPS4_BASE_ADDR 0x32DF0000 > +#define DC1_BASE_ADDR 0x32E00000 > +#define DC2_BASE_ADDR 0x32E10000 > +#define DC3_BASE_ADDR 0x32E20000 > +#define HDMI_SEC_BASE_ADDR 0x32E40000 > +#define TZASC_BASE_ADDR 0x32F80000 > +#define MTR_BASE_ADDR 0x32FB0000 > +#define PLATFORM_CTRL_BASE_ADDR 0x32FE0000 > + > +#define MXS_APBH_BASE 0x33000000 > +#define MXS_GPMI_BASE 0x33002000 > +#define MXS_BCH_BASE 0x33004000 > + > +#define USB1_BASE_ADDR 0x38100000 > +#define USB2_BASE_ADDR 0x38200000 > +#define USB1_PHY_BASE_ADDR 0x381F0000 > +#define USB2_PHY_BASE_ADDR 0x382F0000 > + > +#define MXS_LCDIF_BASE LCDIF_BASE_ADDR > + > +#define SRC_IPS_BASE_ADDR 0x30390000 > +#define SRC_DDRC_RCR_ADDR 0x30391000 > +#define SRC_DDRC2_RCR_ADDR 0x30391004 > + > +#define DDRC_DDR_SS_GPR0 0x3d000000 > +#define DDRC_IPS_BASE_ADDR(X) (0x3d400000 + ((X) * 0x2000000)) > +#define DDR_CSD1_BASE_ADDR 0x40000000 > + > +#if !defined(__ASSEMBLY__) > +#include <asm/types.h> > +#include <linux/bitops.h> > +#include <stdbool.h> > + > +#define GPR_TZASC_EN BIT(0) > +#define GPR_TZASC_EN_LOCK BIT(16) > + > +#define SRC_SCR_M4_ENABLE_OFFSET 3 > +#define SRC_SCR_M4_ENABLE_MASK BIT(3) > +#define SRC_SCR_M4C_NON_SCLR_RST_OFFSET 0 > +#define SRC_SCR_M4C_NON_SCLR_RST_MASK BIT(0) > +#define SRC_DDR1_ENABLE_MASK 0x8F000000UL > +#define SRC_DDR2_ENABLE_MASK 0x8F000000UL > +#define SRC_DDR1_RCR_PHY_PWROKIN_N_MASK BIT(3) > +#define SRC_DDR1_RCR_PHY_RESET_MASK BIT(2) > +#define SRC_DDR1_RCR_CORE_RESET_N_MASK BIT(1) > +#define SRC_DDR1_RCR_PRESET_N_MASK BIT(0) > + > +struct iomuxc_gpr_base_regs { > + u32 gpr[47]; > +}; > + > +struct ocotp_regs { > + u32 ctrl; > + u32 ctrl_set; > + u32 ctrl_clr; > + u32 ctrl_tog; > + u32 timing; > + u32 rsvd0[3]; > + u32 data; > + u32 rsvd1[3]; > + u32 read_ctrl; > + u32 rsvd2[3]; > + u32 read_fuse_data; > + u32 rsvd3[3]; > + u32 sw_sticky; > + u32 rsvd4[3]; > + u32 scs; > + u32 scs_set; > + u32 scs_clr; > + u32 scs_tog; > + u32 crc_addr; > + u32 rsvd5[3]; > + u32 crc_value; > + u32 rsvd6[3]; > + u32 version; > + u32 rsvd7[0xdb]; > + > + /* fuse banks */ > + struct fuse_bank { > + u32 fuse_regs[0x10]; > + } bank[0]; > +}; > + > +struct fuse_bank0_regs { > + u32 lock; > + u32 rsvd0[3]; > + u32 uid_low; > + u32 rsvd1[3]; > + u32 uid_high; > + u32 rsvd2[7]; > +}; > + > +struct fuse_bank1_regs { > + u32 tester3; > + u32 rsvd0[3]; > + u32 tester4; > + u32 rsvd1[3]; > + u32 tester5; > + u32 rsvd2[3]; > + u32 cfg0; > + u32 rsvd3[3]; > +}; > + > +struct anamix_pll { > + u32 audio_pll1_cfg0; > + u32 audio_pll1_cfg1; > + u32 audio_pll2_cfg0; > + u32 audio_pll2_cfg1; > + u32 video_pll_cfg0; > + u32 video_pll_cfg1; > + u32 gpu_pll_cfg0; > + u32 gpu_pll_cfg1; > + u32 vpu_pll_cfg0; > + u32 vpu_pll_cfg1; > + u32 arm_pll_cfg0; > + u32 arm_pll_cfg1; > + u32 sys_pll1_cfg0; > + u32 sys_pll1_cfg1; > + u32 sys_pll1_cfg2; > + u32 sys_pll2_cfg0; > + u32 sys_pll2_cfg1; > + u32 sys_pll2_cfg2; > + u32 sys_pll3_cfg0; > + u32 sys_pll3_cfg1; > + u32 sys_pll3_cfg2; > + u32 video_pll2_cfg0; > + u32 video_pll2_cfg1; > + u32 video_pll2_cfg2; > + u32 dram_pll_cfg0; > + u32 dram_pll_cfg1; > + u32 dram_pll_cfg2; > + u32 digprog; > + u32 osc_misc_cfg; > + u32 pllout_monitor_cfg; > + u32 frac_pllout_div_cfg; > + u32 sscg_pllout_div_cfg; > +}; > + > +struct fuse_bank9_regs { > + u32 mac_addr0; > + u32 rsvd0[3]; > + u32 mac_addr1; > + u32 rsvd1[11]; > +}; > + > +/* System Reset Controller (SRC) */ > +struct src { > + u32 scr; > + u32 a53rcr; > + u32 a53rcr1; > + u32 m4rcr; > + u32 reserved1[4]; > + u32 usbophy1_rcr; > + u32 usbophy2_rcr; > + u32 mipiphy_rcr; > + u32 pciephy_rcr; > + u32 hdmi_rcr; > + u32 disp_rcr; > + u32 reserved2[2]; > + u32 gpu_rcr; > + u32 vpu_rcr; > + u32 pcie2_rcr; > + u32 mipiphy1_rcr; > + u32 mipiphy2_rcr; > + u32 reserved3; > + u32 sbmr1; > + u32 srsr; > + u32 reserved4[2]; > + u32 sisr; > + u32 simr; > + u32 sbmr2; > + u32 gpr1; > + u32 gpr2; > + u32 gpr3; > + u32 gpr4; > + u32 gpr5; > + u32 gpr6; > + u32 gpr7; > + u32 gpr8; > + u32 gpr9; > + u32 gpr10; > + u32 reserved5[985]; > + u32 ddr1_rcr; > + u32 ddr2_rcr; > +}; > + > +struct gpc_reg { > + u32 lpcr_bsc; > + u32 lpcr_ad; > + u32 lpcr_cpu1; > + u32 lpcr_cpu2; > + u32 lpcr_cpu3; > + u32 slpcr; > + u32 mst_cpu_mapping; > + u32 mmdc_cpu_mapping; > + u32 mlpcr; > + u32 pgc_ack_sel; > + u32 pgc_ack_sel_m4; > + u32 gpc_misc; > + u32 imr1_core0; > + u32 imr2_core0; > + u32 imr3_core0; > + u32 imr4_core0; > + u32 imr1_core1; > + u32 imr2_core1; > + u32 imr3_core1; > + u32 imr4_core1; > + u32 imr1_cpu1; > + u32 imr2_cpu1; > + u32 imr3_cpu1; > + u32 imr4_cpu1; > + u32 imr1_cpu3; > + u32 imr2_cpu3; > + u32 imr3_cpu3; > + u32 imr4_cpu3; > + u32 isr1_cpu0; > + u32 isr2_cpu0; > + u32 isr3_cpu0; > + u32 isr4_cpu0; > + u32 isr1_cpu1; > + u32 isr2_cpu1; > + u32 isr3_cpu1; > + u32 isr4_cpu1; > + u32 isr1_cpu2; > + u32 isr2_cpu2; > + u32 isr3_cpu2; > + u32 isr4_cpu2; > + u32 isr1_cpu3; > + u32 isr2_cpu3; > + u32 isr3_cpu3; > + u32 isr4_cpu3; > + u32 slt0_cfg; > + u32 slt1_cfg; > + u32 slt2_cfg; > + u32 slt3_cfg; > + u32 slt4_cfg; > + u32 slt5_cfg; > + u32 slt6_cfg; > + u32 slt7_cfg; > + u32 slt8_cfg; > + u32 slt9_cfg; > + u32 slt10_cfg; > + u32 slt11_cfg; > + u32 slt12_cfg; > + u32 slt13_cfg; > + u32 slt14_cfg; > + u32 pgc_cpu_0_1_mapping; > + u32 cpu_pgc_up_trg; > + u32 mix_pgc_up_trg; > + u32 pu_pgc_up_trg; > + u32 cpu_pgc_dn_trg; > + u32 mix_pgc_dn_trg; > + u32 pu_pgc_dn_trg; > + u32 lpcr_bsc2; > + u32 pgc_cpu_2_3_mapping; > + u32 lps_cpu0; > + u32 lps_cpu1; > + u32 lps_cpu2; > + u32 lps_cpu3; > + u32 gpc_gpr; > + u32 gtor; > + u32 debug_addr1; > + u32 debug_addr2; > + u32 cpu_pgc_up_status1; > + u32 mix_pgc_up_status0; > + u32 mix_pgc_up_status1; > + u32 mix_pgc_up_status2; > + u32 m4_mix_pgc_up_status0; > + u32 m4_mix_pgc_up_status1; > + u32 m4_mix_pgc_up_status2; > + u32 pu_pgc_up_status0; > + u32 pu_pgc_up_status1; > + u32 pu_pgc_up_status2; > + u32 m4_pu_pgc_up_status0; > + u32 m4_pu_pgc_up_status1; > + u32 m4_pu_pgc_up_status2; > + u32 a53_lp_io_0; > + u32 a53_lp_io_1; > + u32 a53_lp_io_2; > + u32 cpu_pgc_dn_status1; > + u32 mix_pgc_dn_status0; > + u32 mix_pgc_dn_status1; > + u32 mix_pgc_dn_status2; > + u32 m4_mix_pgc_dn_status0; > + u32 m4_mix_pgc_dn_status1; > + u32 m4_mix_pgc_dn_status2; > + u32 pu_pgc_dn_status0; > + u32 pu_pgc_dn_status1; > + u32 pu_pgc_dn_status2; > + u32 m4_pu_pgc_dn_status0; > + u32 m4_pu_pgc_dn_status1; > + u32 m4_pu_pgc_dn_status2; > + u32 res[3]; > + u32 mix_pdn_flg; > + u32 pu_pdn_flg; > + u32 m4_mix_pdn_flg; > + u32 m4_pu_pdn_flg; > + u32 imr1_core2; > + u32 imr2_core2; > + u32 imr3_core2; > + u32 imr4_core2; > + u32 imr1_core3; > + u32 imr2_core3; > + u32 imr3_core3; > + u32 imr4_core3; > + u32 pgc_ack_sel_pu; > + u32 pgc_ack_sel_m4_pu; > + u32 slt15_cfg; > + u32 slt16_cfg; > + u32 slt17_cfg; > + u32 slt18_cfg; > + u32 slt19_cfg; > + u32 gpc_pu_pwrhsk; > + u32 slt0_cfg_pu; > + u32 slt1_cfg_pu; > + u32 slt2_cfg_pu; > + u32 slt3_cfg_pu; > + u32 slt4_cfg_pu; > + u32 slt5_cfg_pu; > + u32 slt6_cfg_pu; > + u32 slt7_cfg_pu; > + u32 slt8_cfg_pu; > + u32 slt9_cfg_pu; > + u32 slt10_cfg_pu; > + u32 slt11_cfg_pu; > + u32 slt12_cfg_pu; > + u32 slt13_cfg_pu; > + u32 slt14_cfg_pu; > + u32 slt15_cfg_pu; > + u32 slt16_cfg_pu; > + u32 slt17_cfg_pu; > + u32 slt18_cfg_pu; > + u32 slt19_cfg_pu; > +}; > + > +#define WDOG_WDT_MASK BIT(3) > +#define WDOG_WDZST_MASK BIT(0) > +struct wdog_regs { > + u16 wcr; /* Control */ > + u16 wsr; /* Service */ > + u16 wrsr; /* Reset Status */ > + u16 wicr; /* Interrupt Control */ > + u16 wmcr; /* Miscellaneous Control */ > +}; > + > +struct bootrom_sw_info { > + u8 reserved_1; > + u8 boot_dev_instance; > + u8 boot_dev_type; > + u8 reserved_2; > + u32 core_freq; > + u32 axi_freq; > + u32 ddr_freq; > + u32 tick_freq; > + u32 reserved_3[3]; > +}; > + > +#define ROM_SW_INFO_ADDR_B0 0x00000968 > +#define ROM_SW_INFO_ADDR_A0 0x000009e8 > + > +#define ROM_SW_INFO_ADDR is_soc_rev(CHIP_REV_1_0) ? \ > + (struct bootrom_sw_info **)ROM_SW_INFO_ADDR_A0 : \ > + (struct bootrom_sw_info **)ROM_SW_INFO_ADDR_B0 > +#endif > +#endif > Reviewed-by: Stefano Babic <sbabic@denx.de> Best regards, Stefano Babic
diff --git a/arch/arm/include/asm/arch-mx8m/imx-regs.h b/arch/arm/include/asm/arch-mx8m/imx-regs.h new file mode 100644 index 0000000000..a10034cc35 --- /dev/null +++ b/arch/arm/include/asm/arch-mx8m/imx-regs.h @@ -0,0 +1,468 @@ +/* + * Copyright 2017 NXP + * + * SPDX-License-Identifier: GPL-2.0+ + */ + +#ifndef __ASM_ARCH_MX8M_REGS_H__ +#define __ASM_ARCH_MX8M_REGS_H__ + +#include <asm/mach-imx/regs-lcdif.h> + +#define ROM_VERSION_A0 0x800 +#define ROM_VERSION_B0 0x83C + +#define M4_BOOTROM_BASE_ADDR 0x007E0000 + +#define SAI1_BASE_ADDR 0x30010000 +#define SAI6_BASE_ADDR 0x30030000 +#define SAI5_BASE_ADDR 0x30040000 +#define SAI4_BASE_ADDR 0x30050000 +#define SPBA2_BASE_ADDR 0x300F0000 +#define AIPS1_BASE_ADDR 0x301F0000 +#define GPIO1_BASE_ADDR 0X30200000 +#define GPIO2_BASE_ADDR 0x30210000 +#define GPIO3_BASE_ADDR 0x30220000 +#define GPIO4_BASE_ADDR 0x30230000 +#define GPIO5_BASE_ADDR 0x30240000 +#define ANA_TSENSOR_BASE_ADDR 0x30260000 +#define ANA_OSC_BASE_ADDR 0x30270000 +#define WDOG1_BASE_ADDR 0x30280000 +#define WDOG2_BASE_ADDR 0x30290000 +#define WDOG3_BASE_ADDR 0x302A0000 +#define SDMA2_BASE_ADDR 0x302C0000 +#define GPT1_BASE_ADDR 0x302D0000 +#define GPT2_BASE_ADDR 0x302E0000 +#define GPT3_BASE_ADDR 0x302F0000 +#define ROMCP_BASE_ADDR 0x30310000 +#define LCDIF_BASE_ADDR 0x30320000 +#define IOMUXC_BASE_ADDR 0x30330000 +#define IOMUXC_GPR_BASE_ADDR 0x30340000 +#define OCOTP_BASE_ADDR 0x30350000 +#define ANATOP_BASE_ADDR 0x30360000 +#define SNVS_HP_BASE_ADDR 0x30370000 +#define CCM_BASE_ADDR 0x30380000 +#define SRC_BASE_ADDR 0x30390000 +#define GPC_BASE_ADDR 0x303A0000 +#define SEMAPHORE1_BASE_ADDR 0x303B0000 +#define SEMAPHORE2_BASE_ADDR 0x303C0000 +#define RDC_BASE_ADDR 0x303D0000 +#define CSU_BASE_ADDR 0x303E0000 + +#define AIPS2_BASE_ADDR 0x305F0000 +#define PWM1_BASE_ADDR 0x30660000 +#define PWM2_BASE_ADDR 0x30670000 +#define PWM3_BASE_ADDR 0x30680000 +#define PWM4_BASE_ADDR 0x30690000 +#define SYSCNT_RD_BASE_ADDR 0x306A0000 +#define SYSCNT_CMP_BASE_ADDR 0x306B0000 +#define SYSCNT_CTRL_BASE_ADDR 0x306C0000 +#define GPT6_BASE_ADDR 0x306E0000 +#define GPT5_BASE_ADDR 0x306F0000 +#define GPT4_BASE_ADDR 0x30700000 +#define PERFMON1_BASE_ADDR 0x307C0000 +#define PERFMON2_BASE_ADDR 0x307D0000 +#define QOSC_BASE_ADDR 0x307F0000 + +#define SPDIF1_BASE_ADDR 0x30810000 +#define ECSPI1_BASE_ADDR 0x30820000 +#define ECSPI2_BASE_ADDR 0x30830000 +#define ECSPI3_BASE_ADDR 0x30840000 +#define UART1_BASE_ADDR 0x30860000 +#define UART3_BASE_ADDR 0x30880000 +#define UART2_BASE_ADDR 0x30890000 +#define SPDIF2_BASE_ADDR 0x308A0000 +#define SAI2_BASE_ADDR 0x308B0000 +#define SAI3_BASE_ADDR 0x308C0000 +#define SPBA1_BASE_ADDR 0x308F0000 +#define CAAM_BASE_ADDR 0x30900000 +#define AIPS3_BASE_ADDR 0x309F0000 +#define MIPI_PHY_BASE_ADDR 0x30A00000 +#define MIPI_DSI_BASE_ADDR 0x30A10000 +#define I2C1_BASE_ADDR 0x30A20000 +#define I2C2_BASE_ADDR 0x30A30000 +#define I2C3_BASE_ADDR 0x30A40000 +#define I2C4_BASE_ADDR 0x30A50000 +#define UART4_BASE_ADDR 0x30A60000 +#define MIPI_CSI_BASE_ADDR 0x30A70000 +#define MIPI_CSI_PHY1_BASE_ADDR 0x30A80000 +#define CSI1_BASE_ADDR 0x30A90000 +#define MU_A_BASE_ADDR 0x30AA0000 +#define MU_B_BASE_ADDR 0x30AB0000 +#define SEMAPHOR_HS_BASE_ADDR 0x30AC0000 +#define USDHC1_BASE_ADDR 0x30B40000 +#define USDHC2_BASE_ADDR 0x30B50000 +#define MIPI_CS2_BASE_ADDR 0x30B60000 +#define MIPI_CSI_PHY2_BASE_ADDR 0x30B70000 +#define CSI2_BASE_ADDR 0x30B80000 +#define QSPI0_BASE_ADDR 0x30BB0000 +#define QSPI0_AMBA_BASE 0x08000000 +#define SDMA1_BASE_ADDR 0x30BD0000 +#define ENET1_BASE_ADDR 0x30BE0000 + +#define HDMI_CTRL_BASE_ADDR 0x32C00000 +#define AIPS4_BASE_ADDR 0x32DF0000 +#define DC1_BASE_ADDR 0x32E00000 +#define DC2_BASE_ADDR 0x32E10000 +#define DC3_BASE_ADDR 0x32E20000 +#define HDMI_SEC_BASE_ADDR 0x32E40000 +#define TZASC_BASE_ADDR 0x32F80000 +#define MTR_BASE_ADDR 0x32FB0000 +#define PLATFORM_CTRL_BASE_ADDR 0x32FE0000 + +#define MXS_APBH_BASE 0x33000000 +#define MXS_GPMI_BASE 0x33002000 +#define MXS_BCH_BASE 0x33004000 + +#define USB1_BASE_ADDR 0x38100000 +#define USB2_BASE_ADDR 0x38200000 +#define USB1_PHY_BASE_ADDR 0x381F0000 +#define USB2_PHY_BASE_ADDR 0x382F0000 + +#define MXS_LCDIF_BASE LCDIF_BASE_ADDR + +#define SRC_IPS_BASE_ADDR 0x30390000 +#define SRC_DDRC_RCR_ADDR 0x30391000 +#define SRC_DDRC2_RCR_ADDR 0x30391004 + +#define DDRC_DDR_SS_GPR0 0x3d000000 +#define DDRC_IPS_BASE_ADDR(X) (0x3d400000 + ((X) * 0x2000000)) +#define DDR_CSD1_BASE_ADDR 0x40000000 + +#if !defined(__ASSEMBLY__) +#include <asm/types.h> +#include <linux/bitops.h> +#include <stdbool.h> + +#define GPR_TZASC_EN BIT(0) +#define GPR_TZASC_EN_LOCK BIT(16) + +#define SRC_SCR_M4_ENABLE_OFFSET 3 +#define SRC_SCR_M4_ENABLE_MASK BIT(3) +#define SRC_SCR_M4C_NON_SCLR_RST_OFFSET 0 +#define SRC_SCR_M4C_NON_SCLR_RST_MASK BIT(0) +#define SRC_DDR1_ENABLE_MASK 0x8F000000UL +#define SRC_DDR2_ENABLE_MASK 0x8F000000UL +#define SRC_DDR1_RCR_PHY_PWROKIN_N_MASK BIT(3) +#define SRC_DDR1_RCR_PHY_RESET_MASK BIT(2) +#define SRC_DDR1_RCR_CORE_RESET_N_MASK BIT(1) +#define SRC_DDR1_RCR_PRESET_N_MASK BIT(0) + +struct iomuxc_gpr_base_regs { + u32 gpr[47]; +}; + +struct ocotp_regs { + u32 ctrl; + u32 ctrl_set; + u32 ctrl_clr; + u32 ctrl_tog; + u32 timing; + u32 rsvd0[3]; + u32 data; + u32 rsvd1[3]; + u32 read_ctrl; + u32 rsvd2[3]; + u32 read_fuse_data; + u32 rsvd3[3]; + u32 sw_sticky; + u32 rsvd4[3]; + u32 scs; + u32 scs_set; + u32 scs_clr; + u32 scs_tog; + u32 crc_addr; + u32 rsvd5[3]; + u32 crc_value; + u32 rsvd6[3]; + u32 version; + u32 rsvd7[0xdb]; + + /* fuse banks */ + struct fuse_bank { + u32 fuse_regs[0x10]; + } bank[0]; +}; + +struct fuse_bank0_regs { + u32 lock; + u32 rsvd0[3]; + u32 uid_low; + u32 rsvd1[3]; + u32 uid_high; + u32 rsvd2[7]; +}; + +struct fuse_bank1_regs { + u32 tester3; + u32 rsvd0[3]; + u32 tester4; + u32 rsvd1[3]; + u32 tester5; + u32 rsvd2[3]; + u32 cfg0; + u32 rsvd3[3]; +}; + +struct anamix_pll { + u32 audio_pll1_cfg0; + u32 audio_pll1_cfg1; + u32 audio_pll2_cfg0; + u32 audio_pll2_cfg1; + u32 video_pll_cfg0; + u32 video_pll_cfg1; + u32 gpu_pll_cfg0; + u32 gpu_pll_cfg1; + u32 vpu_pll_cfg0; + u32 vpu_pll_cfg1; + u32 arm_pll_cfg0; + u32 arm_pll_cfg1; + u32 sys_pll1_cfg0; + u32 sys_pll1_cfg1; + u32 sys_pll1_cfg2; + u32 sys_pll2_cfg0; + u32 sys_pll2_cfg1; + u32 sys_pll2_cfg2; + u32 sys_pll3_cfg0; + u32 sys_pll3_cfg1; + u32 sys_pll3_cfg2; + u32 video_pll2_cfg0; + u32 video_pll2_cfg1; + u32 video_pll2_cfg2; + u32 dram_pll_cfg0; + u32 dram_pll_cfg1; + u32 dram_pll_cfg2; + u32 digprog; + u32 osc_misc_cfg; + u32 pllout_monitor_cfg; + u32 frac_pllout_div_cfg; + u32 sscg_pllout_div_cfg; +}; + +struct fuse_bank9_regs { + u32 mac_addr0; + u32 rsvd0[3]; + u32 mac_addr1; + u32 rsvd1[11]; +}; + +/* System Reset Controller (SRC) */ +struct src { + u32 scr; + u32 a53rcr; + u32 a53rcr1; + u32 m4rcr; + u32 reserved1[4]; + u32 usbophy1_rcr; + u32 usbophy2_rcr; + u32 mipiphy_rcr; + u32 pciephy_rcr; + u32 hdmi_rcr; + u32 disp_rcr; + u32 reserved2[2]; + u32 gpu_rcr; + u32 vpu_rcr; + u32 pcie2_rcr; + u32 mipiphy1_rcr; + u32 mipiphy2_rcr; + u32 reserved3; + u32 sbmr1; + u32 srsr; + u32 reserved4[2]; + u32 sisr; + u32 simr; + u32 sbmr2; + u32 gpr1; + u32 gpr2; + u32 gpr3; + u32 gpr4; + u32 gpr5; + u32 gpr6; + u32 gpr7; + u32 gpr8; + u32 gpr9; + u32 gpr10; + u32 reserved5[985]; + u32 ddr1_rcr; + u32 ddr2_rcr; +}; + +struct gpc_reg { + u32 lpcr_bsc; + u32 lpcr_ad; + u32 lpcr_cpu1; + u32 lpcr_cpu2; + u32 lpcr_cpu3; + u32 slpcr; + u32 mst_cpu_mapping; + u32 mmdc_cpu_mapping; + u32 mlpcr; + u32 pgc_ack_sel; + u32 pgc_ack_sel_m4; + u32 gpc_misc; + u32 imr1_core0; + u32 imr2_core0; + u32 imr3_core0; + u32 imr4_core0; + u32 imr1_core1; + u32 imr2_core1; + u32 imr3_core1; + u32 imr4_core1; + u32 imr1_cpu1; + u32 imr2_cpu1; + u32 imr3_cpu1; + u32 imr4_cpu1; + u32 imr1_cpu3; + u32 imr2_cpu3; + u32 imr3_cpu3; + u32 imr4_cpu3; + u32 isr1_cpu0; + u32 isr2_cpu0; + u32 isr3_cpu0; + u32 isr4_cpu0; + u32 isr1_cpu1; + u32 isr2_cpu1; + u32 isr3_cpu1; + u32 isr4_cpu1; + u32 isr1_cpu2; + u32 isr2_cpu2; + u32 isr3_cpu2; + u32 isr4_cpu2; + u32 isr1_cpu3; + u32 isr2_cpu3; + u32 isr3_cpu3; + u32 isr4_cpu3; + u32 slt0_cfg; + u32 slt1_cfg; + u32 slt2_cfg; + u32 slt3_cfg; + u32 slt4_cfg; + u32 slt5_cfg; + u32 slt6_cfg; + u32 slt7_cfg; + u32 slt8_cfg; + u32 slt9_cfg; + u32 slt10_cfg; + u32 slt11_cfg; + u32 slt12_cfg; + u32 slt13_cfg; + u32 slt14_cfg; + u32 pgc_cpu_0_1_mapping; + u32 cpu_pgc_up_trg; + u32 mix_pgc_up_trg; + u32 pu_pgc_up_trg; + u32 cpu_pgc_dn_trg; + u32 mix_pgc_dn_trg; + u32 pu_pgc_dn_trg; + u32 lpcr_bsc2; + u32 pgc_cpu_2_3_mapping; + u32 lps_cpu0; + u32 lps_cpu1; + u32 lps_cpu2; + u32 lps_cpu3; + u32 gpc_gpr; + u32 gtor; + u32 debug_addr1; + u32 debug_addr2; + u32 cpu_pgc_up_status1; + u32 mix_pgc_up_status0; + u32 mix_pgc_up_status1; + u32 mix_pgc_up_status2; + u32 m4_mix_pgc_up_status0; + u32 m4_mix_pgc_up_status1; + u32 m4_mix_pgc_up_status2; + u32 pu_pgc_up_status0; + u32 pu_pgc_up_status1; + u32 pu_pgc_up_status2; + u32 m4_pu_pgc_up_status0; + u32 m4_pu_pgc_up_status1; + u32 m4_pu_pgc_up_status2; + u32 a53_lp_io_0; + u32 a53_lp_io_1; + u32 a53_lp_io_2; + u32 cpu_pgc_dn_status1; + u32 mix_pgc_dn_status0; + u32 mix_pgc_dn_status1; + u32 mix_pgc_dn_status2; + u32 m4_mix_pgc_dn_status0; + u32 m4_mix_pgc_dn_status1; + u32 m4_mix_pgc_dn_status2; + u32 pu_pgc_dn_status0; + u32 pu_pgc_dn_status1; + u32 pu_pgc_dn_status2; + u32 m4_pu_pgc_dn_status0; + u32 m4_pu_pgc_dn_status1; + u32 m4_pu_pgc_dn_status2; + u32 res[3]; + u32 mix_pdn_flg; + u32 pu_pdn_flg; + u32 m4_mix_pdn_flg; + u32 m4_pu_pdn_flg; + u32 imr1_core2; + u32 imr2_core2; + u32 imr3_core2; + u32 imr4_core2; + u32 imr1_core3; + u32 imr2_core3; + u32 imr3_core3; + u32 imr4_core3; + u32 pgc_ack_sel_pu; + u32 pgc_ack_sel_m4_pu; + u32 slt15_cfg; + u32 slt16_cfg; + u32 slt17_cfg; + u32 slt18_cfg; + u32 slt19_cfg; + u32 gpc_pu_pwrhsk; + u32 slt0_cfg_pu; + u32 slt1_cfg_pu; + u32 slt2_cfg_pu; + u32 slt3_cfg_pu; + u32 slt4_cfg_pu; + u32 slt5_cfg_pu; + u32 slt6_cfg_pu; + u32 slt7_cfg_pu; + u32 slt8_cfg_pu; + u32 slt9_cfg_pu; + u32 slt10_cfg_pu; + u32 slt11_cfg_pu; + u32 slt12_cfg_pu; + u32 slt13_cfg_pu; + u32 slt14_cfg_pu; + u32 slt15_cfg_pu; + u32 slt16_cfg_pu; + u32 slt17_cfg_pu; + u32 slt18_cfg_pu; + u32 slt19_cfg_pu; +}; + +#define WDOG_WDT_MASK BIT(3) +#define WDOG_WDZST_MASK BIT(0) +struct wdog_regs { + u16 wcr; /* Control */ + u16 wsr; /* Service */ + u16 wrsr; /* Reset Status */ + u16 wicr; /* Interrupt Control */ + u16 wmcr; /* Miscellaneous Control */ +}; + +struct bootrom_sw_info { + u8 reserved_1; + u8 boot_dev_instance; + u8 boot_dev_type; + u8 reserved_2; + u32 core_freq; + u32 axi_freq; + u32 ddr_freq; + u32 tick_freq; + u32 reserved_3[3]; +}; + +#define ROM_SW_INFO_ADDR_B0 0x00000968 +#define ROM_SW_INFO_ADDR_A0 0x000009e8 + +#define ROM_SW_INFO_ADDR is_soc_rev(CHIP_REV_1_0) ? \ + (struct bootrom_sw_info **)ROM_SW_INFO_ADDR_A0 : \ + (struct bootrom_sw_info **)ROM_SW_INFO_ADDR_B0 +#endif +#endif