Patchwork [U-Boot,1/2] powerpc/85xx: Update timer-frequency prop in ptp_timer node of device tree

login
register
mail settings
Submitter Kumar Gala
Date March 7, 2011, 4:17 a.m.
Message ID <1299471441-26690-1-git-send-email-galak@kernel.crashing.org>
Download mbox | patch
Permalink /patch/85663/
State Accepted
Commit f5feb5afb2d4cd02480056c37ebc111de3ee04fc
Delegated to: Kumar Gala
Headers show

Comments

Kumar Gala - March 7, 2011, 4:17 a.m.
From: bhaskar upadhaya <Bhaskar.Upadhaya@freescale.com>

Fix up the device tree property associated with the IEEE 1588 timer
source frequency.  Currently we only support the IEEE 1588 timer source
being the internal eTSEC system clock (for those SoCs with IEEE 1588
support).  The eTSEC clock is ccb_clk/2.

Signed-off-by: Bhaskar Upadhaya <Bhaskar.Upadhaya@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
---
 arch/powerpc/cpu/mpc85xx/fdt.c |    9 +++++++++
 1 files changed, 9 insertions(+), 0 deletions(-)

Patch

diff --git a/arch/powerpc/cpu/mpc85xx/fdt.c b/arch/powerpc/cpu/mpc85xx/fdt.c
index 6ed0284..642f6c5 100644
--- a/arch/powerpc/cpu/mpc85xx/fdt.c
+++ b/arch/powerpc/cpu/mpc85xx/fdt.c
@@ -486,4 +486,13 @@  void ft_cpu_setup(void *blob, bd_t *bd)
 #ifdef CONFIG_SYS_SRIO
 	ft_srio_setup(blob);
 #endif
+
+	/*
+	 * system-clock = CCB clock/2
+	 * Here gd->bus_clk = CCB clock
+	 * We are using the system clock as 1588 Timer reference
+	 * clock source select
+	 */
+	do_fixup_by_compat_u32(blob, "fsl,gianfar-ptp-timer",
+			"timer-frequency", gd->bus_clk/2, 1);
 }