Patchwork [U-Boot] powerpc/85xx: Adds some P1010/P1014 SoC configuration defines

login
register
mail settings
Submitter Kumar Gala
Date March 7, 2011, 4:15 a.m.
Message ID <1299471359-26364-3-git-send-email-galak@kernel.crashing.org>
Download mbox | patch
Permalink /patch/85654/
State Accepted
Commit 1fbf3483b75f93c86b94439d4e0181d1b0546c92
Delegated to: Kumar Gala
Headers show

Comments

Kumar Gala - March 7, 2011, 4:15 a.m.
From: Poonam Aggrwal <poonam.aggrwal@freescale.com>

Add defines for FSL_SATA_V2, # of DDR controllers, reset value of CCSRBAR
and SDHC erratum.

Signed-off-by: Poonam Aggrwal <poonam.aggrwal@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
---
 arch/powerpc/include/asm/config_mpc85xx.h |    8 ++++++++
 1 files changed, 8 insertions(+), 0 deletions(-)
Kumar Gala - March 25, 2011, 1:35 p.m.
On Mar 6, 2011, at 10:15 PM, Kumar Gala wrote:

> From: Poonam Aggrwal <poonam.aggrwal@freescale.com>
> 
> Add defines for FSL_SATA_V2, # of DDR controllers, reset value of CCSRBAR
> and SDHC erratum.
> 
> Signed-off-by: Poonam Aggrwal <poonam.aggrwal@freescale.com>
> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
> ---
> arch/powerpc/include/asm/config_mpc85xx.h |    8 ++++++++
> 1 files changed, 8 insertions(+), 0 deletions(-)

applied to 85xx next

- k

Patch

diff --git a/arch/powerpc/include/asm/config_mpc85xx.h b/arch/powerpc/include/asm/config_mpc85xx.h
index b657ab2..ddbfca9 100644
--- a/arch/powerpc/include/asm/config_mpc85xx.h
+++ b/arch/powerpc/include/asm/config_mpc85xx.h
@@ -91,6 +91,10 @@ 
 #define CONFIG_SYS_FSL_NUM_LAWS		12
 #define CONFIG_TSECV2
 #define CONFIG_SYS_FSL_SEC_COMPAT	4
+#define CONFIG_FSL_SATA_V2
+#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
+#define CONFIG_NUM_DDR_CONTROLLERS	1
+#define CONFIG_SYS_CCSRBAR_DEFAULT	0xff700000
 
 /* P1011 is single core version of P1020 */
 #elif defined(CONFIG_P1011)
@@ -125,6 +129,10 @@ 
 #define CONFIG_SYS_FSL_NUM_LAWS		12
 #define CONFIG_TSECV2
 #define CONFIG_SYS_FSL_SEC_COMPAT	4
+#define CONFIG_FSL_SATA_V2
+#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
+#define CONFIG_NUM_DDR_CONTROLLERS	1
+#define CONFIG_SYS_CCSRBAR_DEFAULT	0xff700000
 
 /* P1015 is single core version of P1024 */
 #elif defined(CONFIG_P1015)