@@ -1,7 +1,7 @@
/* Verify that overloaded built-ins for vec_abs with char
- inputs produce the right results. */
+ inputs produce the right code. */
/* { dg-do compile } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec -O2 -fwrapv" } */
@@ -11,8 +11,8 @@ vector signed char
test2 (vector signed char x)
{
return vec_abs (x);
}
-/* { dg-final { scan-assembler-times "vspltisw|vxor" 1 } } */
+/* { dg-final { scan-assembler-times "vspltisw|vxor|xxspltib" 1 } } */
/* { dg-final { scan-assembler-times "vsububm" 1 } } */
/* { dg-final { scan-assembler-times "vmaxsb" 1 } } */
@@ -1,7 +1,7 @@
/* Verify that overloaded built-ins for vec_abs with char
- inputs produce the right results. */
+ inputs produce the right code. */
/* { dg-do compile } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec -O2" } */
@@ -11,8 +11,8 @@ vector signed char
test2 (vector signed char x)
{
return vec_abs (x);
}
-/* { dg-final { scan-assembler-times "vspltisw|vxor" 1 } } */
+/* { dg-final { scan-assembler-times "vspltisw|vxor|xxspltib" 1 } } */
/* { dg-final { scan-assembler-times "vsububm" 1 } } */
/* { dg-final { scan-assembler-times "vmaxsb" 1 } } */