===================================================================
@@ -2159,9 +2159,25 @@ sparc_emit_set_const32 (rtx op0, rtx op1
void
sparc_emit_set_symbolic_const64 (rtx op0, rtx op1, rtx temp)
{
- rtx temp1, temp2, temp3, temp4, temp5;
+ rtx cst, temp1, temp2, temp3, temp4, temp5;
rtx ti_temp = 0;
+ /* Deal with too large offsets. */
+ if (GET_CODE (op1) == CONST
+ && GET_CODE (XEXP (op1, 0)) == PLUS
+ && CONST_INT_P (cst = XEXP (XEXP (op1, 0), 1))
+ && trunc_int_for_mode (INTVAL (cst), SImode) != INTVAL (cst))
+ {
+ gcc_assert (!temp);
+ temp1 = gen_reg_rtx (DImode);
+ temp2 = gen_reg_rtx (DImode);
+ sparc_emit_set_const64 (temp2, cst);
+ sparc_emit_set_symbolic_const64 (temp1, XEXP (XEXP (op1, 0), 0),
+ NULL_RTX);
+ emit_insn (gen_rtx_SET (op0, gen_rtx_PLUS (DImode, temp1, temp2)));
+ return;
+ }
+
if (temp && GET_MODE (temp) == TImode)
{
ti_temp = temp;