From patchwork Thu Jul 27 16:46:07 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Dmitry Osipenko X-Patchwork-Id: 794532 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-tegra-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="pvEwXuxa"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3xJHwT07XBz9s2G for ; Fri, 28 Jul 2017 02:48:09 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751598AbdG0QsH (ORCPT ); Thu, 27 Jul 2017 12:48:07 -0400 Received: from mail-lf0-f66.google.com ([209.85.215.66]:35182 "EHLO mail-lf0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751577AbdG0QsG (ORCPT ); Thu, 27 Jul 2017 12:48:06 -0400 Received: by mail-lf0-f66.google.com with SMTP id w199so6581551lff.2; Thu, 27 Jul 2017 09:48:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=6VxTN/UYcxBq+GCn9eYkEsOp0iTRl6XwRGDeUd2Haus=; b=pvEwXuxauhzWsecL29upZ62HQIUkbTAj3QfkMdCL0LOQzlOi5dZriTC+5+lw08bEsF YB2uPMDQ1afDLklfE3xUSU8ppsfllpZk/rKf21+FEBlRtfuV3Va5ixv76FcJ5y0juYOZ jcKZQH9fP17SoKqi58Dm2di4HlfWBWMVRqZaMRfCvejF6glnP7co6W/rlsPHiaxI7E7b /4fiamQX7gJef7E7yQSwAvfyVPTE7IDAFcIGwCfic/YicjlOlf4wSt5czIrPamfUJ3hG Es5yKbahhEwMHH3GYyaNdFNJt+OfAFtEBL/U5BN5gsJ3P/QSVG7VhJ5bh5yrMhKJ6v7q x+Aw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=6VxTN/UYcxBq+GCn9eYkEsOp0iTRl6XwRGDeUd2Haus=; b=YeQ94zLIGvymtaFQL4mvfv7ZBZwHgG14xeUsc4gYHv/mhZN6FeDqpdjmcU7UuHIE2e i7OEM85TED267ZTgdTs+M3DQcY60qNOagdzWYmTxKWhgIYM+KnZsSE1AeV+syCFDqxUK uGe2dkoPQBH/wELFHzd8cHtn7JVE4nrImjyDvvNq+TM/wNW2YwTaNJmnDsmlpPz1Uy8m xIBi78iz7FfzgvKhckJhMdEaSNSHdQmJgByDF7KjeFlqr1qDUiBKiqU1NN8oFQ2bqH7Z LqH/mhdhh8rJH1ToPH3Ia7ZYMu1qf0dHK9qHsSctaLPLMuFHQfcenIWXybl5vh/iU1vI FEnA== X-Gm-Message-State: AIVw11341w4YIHyfLbxU2k/YegovBm3wfC85zwaDXDJAZ5M9K5BrQtnm v5M6YDZOxi+vpQ== X-Received: by 10.25.67.69 with SMTP id m5mr1760594lfj.239.1501174084360; Thu, 27 Jul 2017 09:48:04 -0700 (PDT) Received: from localhost.localdomain (ppp109-252-91-56.pppoe.spdop.ru. [109.252.91.56]) by smtp.gmail.com with ESMTPSA id c80sm2917462lfg.53.2017.07.27.09.48.03 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 27 Jul 2017 09:48:03 -0700 (PDT) From: Dmitry Osipenko To: Thierry Reding , Felipe Balbi , Greg Kroah-Hartman , Peter Chen , Jonathan Hunter , Stephen Warren Cc: Marc Dietrich , Nicolas Chauvet , linux-usb@vger.kernel.org, linux-tegra@vger.kernel.org, Thierry Reding Subject: [PATCH v2 3/8] usb: chipidea: Add support for Tegra20/30/114/124 Date: Thu, 27 Jul 2017 19:46:07 +0300 Message-Id: X-Mailer: git-send-email 2.13.3 In-Reply-To: References: In-Reply-To: References: Sender: linux-tegra-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-tegra@vger.kernel.org From: Thierry Reding All of these Tegra SoC generations have a ChipIdea UDC IP block that can be used for device mode communication with a host. Implement rudimentary support that doesn't allow switching between host and device modes. Signed-off-by: Thierry Reding [digetx@gmail.com: rebased patches and added DMA alignment quirk for Tegra20] Signed-off-by: Dmitry Osipenko Acked-by: Peter Chen Tested-by: Michał Mirosław (on tf300t) --- drivers/usb/chipidea/Makefile | 1 + drivers/usb/chipidea/ci_hdrc_tegra.c | 160 +++++++++++++++++++++++++++++++++++ 2 files changed, 161 insertions(+) create mode 100644 drivers/usb/chipidea/ci_hdrc_tegra.c diff --git a/drivers/usb/chipidea/Makefile b/drivers/usb/chipidea/Makefile index 39fca5715ed3..ddcbddf8361a 100644 --- a/drivers/usb/chipidea/Makefile +++ b/drivers/usb/chipidea/Makefile @@ -15,3 +15,4 @@ obj-$(CONFIG_USB_CHIPIDEA) += ci_hdrc_zevio.o obj-$(CONFIG_USB_CHIPIDEA_PCI) += ci_hdrc_pci.o obj-$(CONFIG_USB_CHIPIDEA_OF) += usbmisc_imx.o ci_hdrc_imx.o +obj-$(CONFIG_USB_CHIPIDEA_OF) += ci_hdrc_tegra.o diff --git a/drivers/usb/chipidea/ci_hdrc_tegra.c b/drivers/usb/chipidea/ci_hdrc_tegra.c new file mode 100644 index 000000000000..7814500e71fa --- /dev/null +++ b/drivers/usb/chipidea/ci_hdrc_tegra.c @@ -0,0 +1,160 @@ +/* + * Copyright (c) 2016, NVIDIA Corporation + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2, as published by the Free Software Foundation. + */ + +#include +#include +#include +#include + +#include + +#include "ci.h" + +struct tegra_udc_soc_info { + bool supports_unaligned_dma; +}; + +struct tegra_udc { + struct ci_hdrc_platform_data data; + struct platform_device *dev; + + struct usb_phy *phy; + struct clk *clk; +}; + +static const struct tegra_udc_soc_info tegra20_udc_soc_info = { + .supports_unaligned_dma = false, +}; + +static const struct tegra_udc_soc_info tegra30_udc_soc_info = { + .supports_unaligned_dma = true, +}; + +static const struct tegra_udc_soc_info tegra114_udc_soc_info = { + .supports_unaligned_dma = true, +}; + +static const struct tegra_udc_soc_info tegra124_udc_soc_info = { + .supports_unaligned_dma = true, +}; + +static const struct of_device_id tegra_udc_of_match[] = { + { + .compatible = "nvidia,tegra20-udc", + .data = &tegra20_udc_soc_info, + }, { + .compatible = "nvidia,tegra30-udc", + .data = &tegra30_udc_soc_info, + }, { + .compatible = "nvidia,tegra114-udc", + .data = &tegra114_udc_soc_info, + }, { + .compatible = "nvidia,tegra124-udc", + .data = &tegra124_udc_soc_info, + }, { + /* sentinel */ + } +}; +MODULE_DEVICE_TABLE(of, tegra_udc_of_match); + +static int tegra_udc_probe(struct platform_device *pdev) +{ + const struct tegra_udc_soc_info *soc; + const struct of_device_id *id; + struct tegra_udc *udc; + int err; + + udc = devm_kzalloc(&pdev->dev, sizeof(*udc), GFP_KERNEL); + if (!udc) + return -ENOMEM; + + id = of_match_node(tegra_udc_of_match, pdev->dev.of_node); + if (!id) + return -ENODEV; + + udc->phy = devm_usb_get_phy_by_phandle(&pdev->dev, "nvidia,phy", 0); + if (IS_ERR(udc->phy)) { + err = PTR_ERR(udc->phy); + dev_err(&pdev->dev, "failed to get PHY: %d\n", err); + return err; + } + + udc->clk = devm_clk_get(&pdev->dev, NULL); + if (IS_ERR(udc->clk)) { + err = PTR_ERR(udc->clk); + dev_err(&pdev->dev, "failed to get clock: %d\n", err); + return err; + } + + err = clk_prepare_enable(udc->clk); + if (err < 0) { + dev_err(&pdev->dev, "failed to enable clock: %d\n", err); + return err; + } + + /* setup and register ChipIdea HDRC device */ + udc->data.name = "tegra-udc"; + udc->data.capoffset = DEF_CAPOFFSET; + udc->data.flags = 0; + udc->data.usb_phy = udc->phy; + + /* setup device specific quirks */ + soc = id->data; + + if (!soc->supports_unaligned_dma) + udc->data.flags |= CI_HDRC_REQUIRES_ALIGNED_DMA; + + /* + * Tegra's USB PHY driver doesn't implement optional phy_init() + * hook, so we have to power on UDC controller before ChipIdea + * driver initialization kicks in. + */ + usb_phy_set_suspend(udc->phy, 0); + + udc->dev = ci_hdrc_add_device(&pdev->dev, pdev->resource, + pdev->num_resources, &udc->data); + if (IS_ERR(udc->dev)) { + err = PTR_ERR(udc->dev); + dev_err(&pdev->dev, "failed to add HDRC device: %d\n", err); + goto power_off; + } + + platform_set_drvdata(pdev, udc); + + return 0; + +power_off: + usb_phy_set_suspend(udc->phy, 1); + clk_disable_unprepare(udc->clk); + return err; +} + +static int tegra_udc_remove(struct platform_device *pdev) +{ + struct tegra_udc *udc = platform_get_drvdata(pdev); + + usb_phy_set_suspend(udc->phy, 1); + clk_disable_unprepare(udc->clk); + + return 0; +} + +static struct platform_driver tegra_udc_driver = { + .driver = { + .name = "tegra-udc", + .of_match_table = tegra_udc_of_match, + }, + .probe = tegra_udc_probe, + .remove = tegra_udc_remove, +}; +module_platform_driver(tegra_udc_driver); + +MODULE_DESCRIPTION("NVIDIA Tegra USB device mode driver"); +MODULE_AUTHOR("Thierry Reding "); +MODULE_ALIAS("platform:tegra-udc"); +MODULE_LICENSE("GPL v2");