Patchwork Committed: Fix PR target/47112

login
register
mail settings
Submitter Joern Rennecke
Date Dec. 31, 2010, 11:53 a.m.
Message ID <20101231065308.yap2z4gzg0sowwck-nzlynne@webmail.spamcop.net>
Download mbox | patch
Permalink /patch/77065/
State New
Headers show

Comments

Joern Rennecke - Dec. 31, 2010, 11:53 a.m.
tested "make all-gcc" for x86_64-pc-linux-gnu X
   mips-sgi-irix6.5 --with-stabs --enable-threads=posix
   mips-netbsd mips64el-st-linux-gnu mips64octeon-linux mipsisa64r2-linux
   mipsisa32r2-linux-gnu mipsisa64r2-sde-elf mipsisa32-elfoabi
   mipsisa64-elfoabi mipsisa64r2el-elf mipsisa64sr71k-elf mipsisa64sb1-elf
   mipsel-elf mips64-elf mips64vr-elf mips64orion-elf mips-rtems
   mips-wrs-vxworks mipstx39-elf


Committed as obvious.
2010-12-31  Joern Rennecke  <amylaar@spamcop.net>

	PR target/47112
	* config/mips/r3900.h: Update Copyright years.
	(MIPS_CPU_STRING_DEFAULT): Undef before defining.
	(MULTILIB_DEFAULTS, MIPS_ABI_DEFAULT, SUBTARGET_CC1_SPEC): Likewise.

Patch

Index: config/mips/r3900.h
===================================================================
--- config/mips/r3900.h	(revision 168365)
+++ config/mips/r3900.h	(working copy)
@@ -2,7 +2,7 @@ 
    Toshiba r3900.  You should include mips.h after this.
 
    Copyright (C) 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 2004,
-   2007 Free Software Foundation, Inc.
+   2007, 2010 Free Software Foundation, Inc.
    Contributed by Gavin Koch (gavin@cygnus.com).
 
 This file is part of GCC.
@@ -21,15 +21,19 @@  the Free Software Foundation; either ver
 along with GCC; see the file COPYING3.  If not see
 <http://www.gnu.org/licenses/>.  */
 
+#undef MIPS_CPU_STRING_DEFAULT
 #define MIPS_CPU_STRING_DEFAULT "r3900"
 #define MIPS_ISA_DEFAULT 1
 
+#undef MULTILIB_DEFAULTS
 #define MULTILIB_DEFAULTS { MULTILIB_ENDIAN_DEFAULT, "msoft-float" }
 
 /* We use the MIPS EABI by default.  */
+#undef MIPS_ABI_DEFAULT
 #define MIPS_ABI_DEFAULT ABI_EABI
 
 /* By default (if not mips-something-else) produce code for the r3900 */
+#undef SUBTARGET_CC1_SPEC
 #define SUBTARGET_CC1_SPEC "\
 %{mhard-float:%e-mhard-float not supported} \
 %{msingle-float:%{msoft-float: \