Patchwork [U-Boot,1/2] Blackfin: bfin_sdh: set all timer bits before transfer

login
register
mail settings
Submitter Mike Frysinger
Date Dec. 30, 2010, 7:03 p.m.
Message ID <1293735785-17966-1-git-send-email-vapier@gentoo.org>
Download mbox | patch
Permalink /patch/77008/
State Accepted
Commit 1fd2d792a248916de23dc7644b54694c709465f1
Delegated to: Wolfgang Denk
Headers show

Comments

Mike Frysinger - Dec. 30, 2010, 7:03 p.m.
From: Cliff Cai <cliff.cai@analog.com>

The timer register is 32bits, not 16bit, so 0xFFFF won't fill it.
Write out -1 to make sure to fill the whole thing.

Signed-off-by: Cliff Cai <cliff.cai@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
---
 drivers/mmc/bfin_sdh.c |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

Patch

diff --git a/drivers/mmc/bfin_sdh.c b/drivers/mmc/bfin_sdh.c
index 5670939..f9da6a3 100644
--- a/drivers/mmc/bfin_sdh.c
+++ b/drivers/mmc/bfin_sdh.c
@@ -123,7 +123,7 @@  static int sdh_setup_data(struct mmc *mmc, struct mmc_data *data)
 	bfin_write_SDH_DATA_CTL(data_ctl);
 	dma_cfg = WDSIZE_32 | RESTART | WNR | DMAEN;
 
-	bfin_write_SDH_DATA_TIMER(0xFFFF);
+	bfin_write_SDH_DATA_TIMER(-1);
 
 	blackfin_dcache_flush_invalidate_range(data->dest,
 			data->dest + data->blocksize);