From patchwork Mon Apr 24 18:55:45 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 754397 X-Patchwork-Delegate: blogic@openwrt.org Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from arrakis.dune.hu (arrakis.dune.hu [78.24.191.176]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 3wBbCM1HTzz9s83 for ; Tue, 25 Apr 2017 04:55:59 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="VzPwKGqI"; dkim-atps=neutral Received: from arrakis.dune.hu (localhost [127.0.0.1]) by arrakis.dune.hu (Postfix) with ESMTP id 602BBB8045F; Mon, 24 Apr 2017 20:55:53 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.1 (2015-04-28) on arrakis.dune.hu X-Spam-Level: X-Spam-Status: No, score=-1.5 required=5.0 tests=BAYES_00,T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.1 Received: from arrakis.dune.hu (localhost [127.0.0.1]) by arrakis.dune.hu (Postfix) with ESMTP; Mon, 24 Apr 2017 20:55:53 +0200 (CEST) Received: from arrakis.dune.hu (localhost [127.0.0.1]) by arrakis.dune.hu (Postfix) with ESMTP id CA3FCB80057 for ; Mon, 24 Apr 2017 20:55:51 +0200 (CEST) X-policyd-weight: using cached result; rate: -7 Received: from mail-lf0-f54.google.com (mail-lf0-f54.google.com [209.85.215.54]) by arrakis.dune.hu (Postfix) with ESMTPS for ; Mon, 24 Apr 2017 20:55:51 +0200 (CEST) Received: by mail-lf0-f54.google.com with SMTP id c80so79055031lfh.3 for ; Mon, 24 Apr 2017 11:55:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=zgOK2LUTROFkpVbAcqcqaVUp1x1El+l1Nl+36k2ep8w=; b=VzPwKGqI7j4nxgLBEitplrUnSi2CA131dactlQ+BST1CQ98941p2vxmroNK6Ec7+o9 FUa3gDq8ms3/84Ho2OLZ0D92FLKXm0bCpxoFwfUa/69wbSM3bk3m6bEiesjBqgfdm87W /qUv6eNGpMKVBpreqJcB91z5P17dp/V8MbLdk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=zgOK2LUTROFkpVbAcqcqaVUp1x1El+l1Nl+36k2ep8w=; b=Tt3wNinGSFxL7GC3ExKFt5a/r6jPuQTUYNlJbTnjADru/SPD5Pc2mW/Q4+pYjmpHRr LISGjEMrgLSjcva3xXjHMQB8oT5eZZ+5XHnPlsMq01nybIFDhnGIWSsL90ZhKPpJoMzp 8emIDbQirnDLS9jk/ICXQA9vNwvwr18OkBBK3e6AWIynCIjX2gSXCLOn9L9H5q3oHfoA fXMOcHKFP6EuNjm5w60fF4YfKkpa6utIKI1d4KsfsgjQAjUAgjhpRwrqmkznzeBG0gHD ICtHkUKFVg9gwWYLuIrepZfFzqnvZCuYlH0XM7MO4XV/SmqSZBOo1mY78WmTf/djQ19y ZhHw== X-Gm-Message-State: AN3rC/5Kx5TSrKSZ2YZHhSHIRnMK8rbnNQISEdd159AUQOv0cj48EAMx VJ3GVA48tedglnGQ X-Received: by 10.25.27.67 with SMTP id b64mr7815535lfb.31.1493060150961; Mon, 24 Apr 2017 11:55:50 -0700 (PDT) Received: from fabina.bredbandsbolaget.se (c-d496db54.014-348-6c756e10.cust.bredbandsbolaget.se. [84.219.150.212]) by smtp.gmail.com with ESMTPSA id 9sm3503353ljt.25.2017.04.24.11.55.49 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 24 Apr 2017 11:55:49 -0700 (PDT) From: Linus Walleij To: Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org, devicetree@vger.kernel.org Date: Mon, 24 Apr 2017 20:55:45 +0200 Message-Id: <20170424185545.26608-1-linus.walleij@linaro.org> X-Mailer: git-send-email 2.9.3 Subject: [OpenWrt-Devel] [PATCH 1/2] clk: Add bindings for the Gemini Clock Controller X-BeenThere: openwrt-devel@lists.openwrt.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: OpenWrt Development List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: openwrt-devel@openwrt.org, Paulius Zaleckas , Janos Laube , linux-arm-kernel@lists.infradead.org MIME-Version: 1.0 Errors-To: openwrt-devel-bounces@lists.openwrt.org Sender: "openwrt-devel" This adds device tree bindings and a header for the Gemini SoC Clock Controller. Signed-off-by: Linus Walleij --- .../clock/cortina,gemini-clock-controller.txt | 25 +++++++++++++++++++ include/dt-bindings/clock/cortina,gemini-clock.h | 29 ++++++++++++++++++++++ 2 files changed, 54 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/cortina,gemini-clock-controller.txt create mode 100644 include/dt-bindings/clock/cortina,gemini-clock.h diff --git a/Documentation/devicetree/bindings/clock/cortina,gemini-clock-controller.txt b/Documentation/devicetree/bindings/clock/cortina,gemini-clock-controller.txt new file mode 100644 index 000000000000..7af84acfcbce --- /dev/null +++ b/Documentation/devicetree/bindings/clock/cortina,gemini-clock-controller.txt @@ -0,0 +1,25 @@ +Clock bindings for the Cortina Systems Gemini SoC Clock Controller + +Required properties : +- compatible : shall contain the following: + "cortina,gemini-clock-controller" +- #clock-cells should be <1> + +The Gemini clock controller needs to be placed as a subnode of the +system controller. + +All available clocks are defined as preprocessor macros in +dt-bindings/clock/cortina,gemini-clock.h header and can be used in device +tree sources. + +Example: + +syscon: syscon@40000000 { + compatible = "cortina,gemini-syscon", "syscon", "simple-mfd"; + reg = <0x40000000 0x1000>; + + clock-controller { + compatible = "cortina,gemini-clock-controller"; + #clock-cells = <1>; + }; +}; diff --git a/include/dt-bindings/clock/cortina,gemini-clock.h b/include/dt-bindings/clock/cortina,gemini-clock.h new file mode 100644 index 000000000000..acf5cd550b0c --- /dev/null +++ b/include/dt-bindings/clock/cortina,gemini-clock.h @@ -0,0 +1,29 @@ +#ifndef DT_BINDINGS_CORTINA_GEMINI_CLOCK_H +#define DT_BINDINGS_CORTINA_GEMINI_CLOCK_H + +/* RTC, AHB, APB, CPU, PCI, TVC, UART clocks and 13 gates */ +#define GEMINI_NUM_CLKS 20 + +#define GEMINI_CLK_RTC 0 +#define GEMINI_CLK_AHB 1 +#define GEMINI_CLK_APB 2 +#define GEMINI_CLK_CPU 3 +#define GEMINI_CLK_PCI 4 +#define GEMINI_CLK_TVC 5 +#define GEMINI_CLK_UART 6 +#define GEMINI_CLK_GATES 7 +#define GEMINI_CLK_GATE_SECURITY 7 +#define GEMINI_CLK_GATE_GMAC0 8 +#define GEMINI_CLK_GATE_GMAC1 9 +#define GEMINI_CLK_GATE_SATA0 10 +#define GEMINI_CLK_GATE_SATA1 11 +#define GEMINI_CLK_GATE_USB0 12 +#define GEMINI_CLK_GATE_USB1 13 +#define GEMINI_CLK_GATE_IDE 14 +#define GEMINI_CLK_GATE_PCI 15 +#define GEMINI_CLK_GATE_DDR 16 +#define GEMINI_CLK_GATE_FLASH 17 +#define GEMINI_CLK_GATE_TVC 18 +#define GEMINI_CLK_GATE_BOOT 19 + +#endif /* DT_BINDINGS_CORTINA_GEMINI_CLOCK_H */