From patchwork Wed Feb 1 19:46:32 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 722660 X-Patchwork-Delegate: blogic@openwrt.org Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from arrakis.dune.hu (arrakis.dune.hu [78.24.191.176]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 3vDDD01Svxz9sXx for ; Thu, 2 Feb 2017 06:46:54 +1100 (AEDT) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="RRXd0L1a"; dkim-atps=neutral Received: from arrakis.dune.hu (localhost [127.0.0.1]) by arrakis.dune.hu (Postfix) with ESMTP id 7216AB912A2; Wed, 1 Feb 2017 20:46:44 +0100 (CET) X-Spam-Checker-Version: SpamAssassin 3.4.1 (2015-04-28) on arrakis.dune.hu X-Spam-Level: X-Spam-Status: No, score=-1.5 required=5.0 tests=BAYES_00,T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.1 Received: from arrakis.dune.hu (localhost [127.0.0.1]) by arrakis.dune.hu (Postfix) with ESMTP; Wed, 1 Feb 2017 20:46:44 +0100 (CET) Received: from arrakis.dune.hu (localhost [127.0.0.1]) by arrakis.dune.hu (Postfix) with ESMTP id 63B4DB90C8D for ; Wed, 1 Feb 2017 20:46:43 +0100 (CET) X-policyd-weight: using cached result; rate: -7 Received: from mail-lf0-f43.google.com (mail-lf0-f43.google.com [209.85.215.43]) by arrakis.dune.hu (Postfix) with ESMTPS for ; Wed, 1 Feb 2017 20:46:43 +0100 (CET) Received: by mail-lf0-f43.google.com with SMTP id x1so147530203lff.0 for ; Wed, 01 Feb 2017 11:46:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=yCoO8TwtxIZvJe222NGK4DmVY/ndyrIkmnNgb7qZSEQ=; b=RRXd0L1apOFebSVah0LbF2Nntq29WYUV4dB7Nx7ww6prTguuim5pGLg0n72woDZC3O 66u6hAo5Zxzw0jSVSsRZcajkbh8AOSIkX82xRF0mR8fMHs3W5dcxJ12VgYeDn8Q3o4vF Xcfqar64G8M19UCQHdD+eOvgs4Ad9g8MvNchk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=yCoO8TwtxIZvJe222NGK4DmVY/ndyrIkmnNgb7qZSEQ=; b=rd1QHsoo7IC95zMAMDdyzCzla9/3ZHZwZsaEI9j2vfbx3SXI8s+81RTM0fjIEk6lFy hzd5iKtS5Zgmj8SmSpzS9l/2CNKZCP6jJyogJoV9sWewTGc8HJ/r+aVZWSGCYJfKZPES Nheg/d+29f71yxljWGF0uJ2LCEj7rHfC0dDR/qdjNGCo+wdn0qSndj72OxZ5EHdvowGo QFJAKlPmYBowPSEXPO53q+CMD/D8Dc4w6xWsqyuzchmzQ93zKDoTjkV6XTE7kNX/Mz7m hA95sDamOgZDIcR2e6QN/hR6MEwqfYX8+4heXxMOU44qoyKR2n3YIxaBeD4pcGhEG8ph LwHQ== X-Gm-Message-State: AIkVDXIFBvruSoMEBFFTEGMx0EsvIqYQRTrnPGSN4mgoG+4vnnSOW+zB3Yn6e6EdlQywrBFv X-Received: by 10.46.71.207 with SMTP id u198mr1903586lja.42.1485978401416; Wed, 01 Feb 2017 11:46:41 -0800 (PST) Received: from localhost.localdomain (c-357171d5.014-348-6c756e10.cust.bredbandsbolaget.se. [213.113.113.53]) by smtp.gmail.com with ESMTPSA id 70sm6004285lfq.14.2017.02.01.11.46.39 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 01 Feb 2017 11:46:39 -0800 (PST) From: Linus Walleij To: Hans Ulli Kroll , Florian Fainelli , linux-arm-kernel@lists.infradead.org, Rob Herring Date: Wed, 1 Feb 2017 20:46:32 +0100 Message-Id: <20170201194632.18455-1-linus.walleij@linaro.org> X-Mailer: git-send-email 2.9.3 Subject: [OpenWrt-Devel] [PATCH 12/22 v2] ARM: dts: add top-level DT bindings for Cortina Gemini X-BeenThere: openwrt-devel@lists.openwrt.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: OpenWrt Development List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: openwrt-devel@openwrt.org, devicetree@vger.kernel.org, Janos Laube , Paulius Zaleckas MIME-Version: 1.0 Errors-To: openwrt-devel-bounces@lists.openwrt.org Sender: "openwrt-devel" This adds the top level SoC bindings for Cortina systems Gemini platforms. Cc: Janos Laube Cc: Paulius Zaleckas Cc: Hans Ulli Kroll Cc: Florian Fainelli Cc: devicetree@vger.kernel.org Signed-off-by: Linus Walleij --- ChangeLog v1->v2: - Rename required property "intcon" to "interrupt-controller" - Elaborate a bit on the SoC origins - Put the example DTS SoC nodes in a soc {} node --- Documentation/devicetree/bindings/arm/gemini.txt | 81 ++++++++++++++++++++++++ 1 file changed, 81 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/gemini.txt diff --git a/Documentation/devicetree/bindings/arm/gemini.txt b/Documentation/devicetree/bindings/arm/gemini.txt new file mode 100644 index 000000000000..eb788302d3e9 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/gemini.txt @@ -0,0 +1,81 @@ +Cortina systems Gemini platforms + +The Gemini SoC is the project name for an ARMv4 FA525-based SoC originally +produced by Storlink Semiconductor around 2005. The company was renamed +later renamed Storm Semiconductor. The chip product name is Storlink SL3516. +It was derived from earlier products from Storm named SL3316 (Centroid) and +SL3512. + +Storm Semiconductor was acquired by Cortina Systems in 2008 and the SoC was +produced and used for NAS and similar usecases. In 2014 Cortina Systems was +in turn acquired by Inphi, who seem to have discontinued this product family. + +Required properties (in root node): + compatible = "cortina,gemini"; + +Required nodes: + +- syscon: the root node must have a system controller node pointing to the + global control registers, with the compatible string + "cortina,gemini-syscon", "syscon"; + +- timer: the root node must have a timer node pointing to the SoC timer + block, with the compatible string "cortina,gemini-timer" + See: clocksource/cortina,gemini-timer.txt + +- interrup-controller: the root node must have an interrupt controller + node pointing to the SoC interrupt controller block, with the compatible + string "cortina,gemini-interrupt-controller" + See interrupt-controller/cortina,gemini-interrupt-controller.txt + +Example: + +/ { + model = "Foo Gemini Machine"; + compatible = "cortina,gemini"; + #address-cells = <1>; + #size-cells = <1>; + + memory { + device_type = "memory"; + reg = <0x00000000 0x8000000>; + }; + + soc { + #address-cells = <1>; + #size-cells = <1>; + ranges; + compatible = "simple-bus"; + interrupt-parent = <&intcon>; + + syscon: syscon@40000000 { + compatible = "cortina,gemini-syscon", "syscon"; + reg = <0x40000000 0x1000>; + }; + + uart0: serial@42000000 { + compatible = "ns16550a"; + reg = <0x42000000 0x100>; + clock-frequency = <48000000>; + interrupts = <18 IRQ_TYPE_LEVEL_HIGH>; + reg-shift = <2>; + }; + + timer@43000000 { + compatible = "cortina,gemini-timer"; + reg = <0x43000000 0x1000>; + interrupt-parent = <&intcon>; + interrupts = <14 IRQ_TYPE_EDGE_RISING>, /* Timer 1 */ + <15 IRQ_TYPE_EDGE_RISING>, /* Timer 2 */ + <16 IRQ_TYPE_EDGE_RISING>; /* Timer 3 */ + syscon = <&syscon>; + }; + + intcon: interrupt-controller@48000000 { + compatible = "cortina,gemini-interrupt-controller"; + reg = <0x48000000 0x1000>; + interrupt-controller; + #interrupt-cells = <2>; + }; + }; +};