From patchwork Sun Jul 18 12:20:09 2010
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Subject: [committed] Trivial tweak to gcc.target/mips/cache-1.c
Date: Sun, 18 Jul 2010 02:20:09 -0000
From: Richard Sandiford <rdsandiford@googlemail.com>
X-Patchwork-Id: 59166
Message-Id: <8739vhrngm.fsf@firetop.home>
To: gcc-patches@gcc.gnu.org

It seems we now use 0(base) instead of 0x0(base) in the attached test.
TBH, I'm not sure when that changed, but...

Tested on mipsisa64-elfoabi and applied.

Richard


gcc/testsuite/
	* gcc.target/mips/cache-1.c: Allow 0 instead of 0x0.


Index: gcc/testsuite/gcc.target/mips/cache-1.c
===================================================================
--- gcc/testsuite/gcc.target/mips/cache-1.c	2010-07-17 10:31:06.000000000 +0100
+++ gcc/testsuite/gcc.target/mips/cache-1.c	2010-07-17 10:31:11.000000000 +0100
@@ -26,5 +26,5 @@ f4 (const volatile unsigned char *area)
 
 /* { dg-final { scan-assembler "\tcache\t0x14,0\\(\\\$4\\)" } } */
 /* { dg-final { scan-assembler "\tcache\t0x18,20\\(\\\$4\\)" } } */
-/* { dg-final { scan-assembler "\tcache\t0x0,0\\(\\\$.\\)" } } */
+/* { dg-final { scan-assembler "\tcache\t(0x|)0,0\\(\\\$.\\)" } } */
 /* { dg-final { scan-assembler "\tcache\t0x4,-80\\(\\\$4\\)" } } */