Patchwork mtd: nand: nand_ids.c: added two entries for NAND chips

login
register
mail settings
Submitter Brian Norris
Date June 17, 2010, 7:35 p.m.
Message ID <1276803311-6361-1-git-send-email-norris@broadcom.com>
Download mbox | patch
Permalink /patch/56088/
State Accepted
Commit 24cc7b8a2a48a5707637e918a51ea547efe24892
Headers show

Comments

Brian Norris - June 17, 2010, 7:35 p.m.
Included the basic size info for NAND chips with ID of 0xAD or
0xD7. The first can be found in Hynix HY27SF161G2M, while the
second can be found in Micron MT29F64G08 and the Samsung K9LBG08U0D
(among others). Also, some 64 Gbit (or larger) chips identify as
0xD7 because they contain multiple smaller 32 Gbit chips. I
assume it's safe to classify these under the 32 Gbit listing.

Signed-off-by: Brian Norris <norris@broadcom.com>
---
 drivers/mtd/nand/nand_ids.c |    4 ++++
 1 files changed, 4 insertions(+), 0 deletions(-)
Artem Bityutskiy - July 7, 2010, 2:26 p.m.
On Thu, 2010-06-17 at 12:35 -0700, Brian Norris wrote:
> Included the basic size info for NAND chips with ID of 0xAD or
> 0xD7. The first can be found in Hynix HY27SF161G2M, while the
> second can be found in Micron MT29F64G08 and the Samsung K9LBG08U0D
> (among others). Also, some 64 Gbit (or larger) chips identify as
> 0xD7 because they contain multiple smaller 32 Gbit chips. I
> assume it's safe to classify these under the 32 Gbit listing.

I an not sure this is safe, but I guess if someone needs to support
those NANDs, they'll have to do that properly.

Pushed to l2-mtd-2.6.git / master.

Patch

diff --git a/drivers/mtd/nand/nand_ids.c b/drivers/mtd/nand/nand_ids.c
index 89907ed..a04b891 100644
--- a/drivers/mtd/nand/nand_ids.c
+++ b/drivers/mtd/nand/nand_ids.c
@@ -85,6 +85,7 @@  struct nand_flash_dev nand_flash_ids[] = {
 	{"NAND 128MiB 3,3V 8-bit",	0xD1, 0, 128, 0, LP_OPTIONS},
 	{"NAND 128MiB 1,8V 16-bit",	0xB1, 0, 128, 0, LP_OPTIONS16},
 	{"NAND 128MiB 3,3V 16-bit",	0xC1, 0, 128, 0, LP_OPTIONS16},
+	{"NAND 128MiB 1,8V 16-bit",     0xAD, 0, 128, 0, LP_OPTIONS16},
 
 	/* 2 Gigabit */
 	{"NAND 256MiB 1,8V 8-bit",	0xAA, 0, 256, 0, LP_OPTIONS},
@@ -110,6 +111,9 @@  struct nand_flash_dev nand_flash_ids[] = {
 	{"NAND 2GiB 1,8V 16-bit",	0xB5, 0, 2048, 0, LP_OPTIONS16},
 	{"NAND 2GiB 3,3V 16-bit",	0xC5, 0, 2048, 0, LP_OPTIONS16},
 
+	/* 32 Gigabit */
+	{"NAND 4GiB 3,3V 8-bit",	0xD7, 0, 4096, 0, LP_OPTIONS16},
+
 	/*
 	 * Renesas AND 1 Gigabit. Those chips do not support extended id and
 	 * have a strange page/block layout !  The chosen minimum erasesize is