Patchwork lite5200: fix ethernet phy address

login
register
mail settings
Submitter Dmitry Eremin-Solenikov
Date June 10, 2010, 7:11 a.m.
Message ID <1276153870-24634-1-git-send-email-dbaryshkov@gmail.com>
Download mbox | patch
Permalink /patch/55159/
State Superseded
Headers show

Comments

Dmitry Eremin-Solenikov - June 10, 2010, 7:11 a.m.
According to my schematics, on Lite5200 board ethernet phy uses address
0 (all ADDR lines are pulled down). With this change I can talk to
onboard phy (LXT971) and correctly use autonegotiation.

Signed-off-by: Dmitry Eremin-Solenikov <dbaryshkov@gmail.com>
Cc: René Bürgel <r.buergel@unicontrol.de>
Cc: Paul Mackerras <paulus@samba.org>
Cc: Grant Likely <grant.likely@secretlab.ca>
Cc: Yogesh Chaudhari <mr.yogesh@gmail.com>
---
 arch/powerpc/boot/dts/lite5200.dts |   25 +++++++++++++++++++++++--
 1 files changed, 23 insertions(+), 2 deletions(-)

Patch

diff --git a/arch/powerpc/boot/dts/lite5200.dts b/arch/powerpc/boot/dts/lite5200.dts
index 82ff2b1..3532e6f 100644
--- a/arch/powerpc/boot/dts/lite5200.dts
+++ b/arch/powerpc/boot/dts/lite5200.dts
@@ -230,8 +230,8 @@ 
 			reg = <0x3000 0x400>;	// fec range, since we need to setup fec interrupts
 			interrupts = <2 5 0>;	// these are for "mii command finished", not link changes & co.
 
-			phy0: ethernet-phy@1 {
-				reg = <1>;
+			phy0: ethernet-phy@0 {
+				reg = <0>;
 			};
 		};
 
@@ -281,4 +281,25 @@ 
 			  0x02000000 0 0xa0000000 0xa0000000 0 0x10000000
 			  0x01000000 0 0x00000000 0xb0000000 0 0x01000000>;
 	};
+
+		/*
+	localbus {
+		compatible = "fsl,mpc5200b-lpb","fsl,mpc5200-lpb","simple-bus";
+
+		#address-cells = <2>;
+		#size-cells = <1>;
+
+		ranges = <0 0 0xff000000 0x01000000>;
+
+		flash@0,0 {
+			compatible = "cfi-flash";
+			reg = <0 0x01000000 0x00800000>;
+			bank-width = <1>;
+			#size-cells = <1>;
+			#address-cells = <1>;
+
+		};
+	};
+*/
+
 };