From patchwork Thu Nov 5 02:42:22 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Liu Gang X-Patchwork-Id: 540241 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 8FE721413DE for ; Thu, 5 Nov 2015 13:49:38 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1030617AbbKECtd (ORCPT ); Wed, 4 Nov 2015 21:49:33 -0500 Received: from mail-bl2on0119.outbound.protection.outlook.com ([65.55.169.119]:24463 "EHLO na01-bl2-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1031785AbbKECt3 (ORCPT ); Wed, 4 Nov 2015 21:49:29 -0500 Received: from CO2PR03CA0045.namprd03.prod.outlook.com (10.141.194.172) by CY1PR0301MB1244.namprd03.prod.outlook.com (10.161.212.154) with Microsoft SMTP Server (TLS) id 15.1.312.18; Thu, 5 Nov 2015 02:49:24 +0000 Received: from BL2FFO11FD051.protection.gbl (2a01:111:f400:7c09::103) by CO2PR03CA0045.outlook.office365.com (2a01:111:e400:1414::44) with Microsoft SMTP Server (TLS) id 15.1.318.9 via Frontend Transport; Thu, 5 Nov 2015 02:49:23 +0000 Authentication-Results: spf=fail (sender IP is 192.88.168.50) smtp.mailfrom=freescale.com; freescale.mail.onmicrosoft.com; dkim=none (message not signed) header.d=none; freescale.mail.onmicrosoft.com; dmarc=none action=none header.from=freescale.com; Received-SPF: Fail (protection.outlook.com: domain of freescale.com does not designate 192.88.168.50 as permitted sender) receiver=protection.outlook.com; client-ip=192.88.168.50; helo=tx30smr01.am.freescale.net; Received: from tx30smr01.am.freescale.net (192.88.168.50) by BL2FFO11FD051.mail.protection.outlook.com (10.173.161.213) with Microsoft SMTP Server (TLS) id 15.1.318.9 via Frontend Transport; Thu, 5 Nov 2015 02:49:23 +0000 Received: from titan.ap.freescale.net ([10.192.208.233]) by tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id tA52nAKS002961; Wed, 4 Nov 2015 19:49:18 -0700 From: Liu Gang To: , , , CC: , , , , , , , Shaveta Leekha Subject: [PATCH 2/2 V2] drivers/gpio: Port gpio driver to layerscape platform Date: Thu, 5 Nov 2015 10:42:22 +0800 Message-ID: <1446691342-1943-2-git-send-email-Gang.Liu@freescale.com> X-Mailer: git-send-email 2.1.0.27.g96db324 In-Reply-To: <1446691342-1943-1-git-send-email-Gang.Liu@freescale.com> References: <1446691342-1943-1-git-send-email-Gang.Liu@freescale.com> X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1; BL2FFO11FD051; 1:n1D6yOqx7Q88IcYMfygs6YTAKFAjyRS7nc8L+HO2KSR9s6kjCLhBY66ztIHXx3WtuL+wjJ75e1VXAa5J2DV+nOB57sAAVs/jzW7kVGnDmlgqY+IlZdoDM3a7oZebHw6/dWFPRsROSNCvy9cIEeX6Qbmh6eoPncwKNsWVehNNb/S9wloyn2kaJSRHRmdPWT4WhijY6VMuxlgydKOI1KFc6ADHysAoEKAdN8wVxVi5IaiLoM+4JA2EMZxnmfYm8bDk41ymPKvVlDuoZFbw1dQW+Dnr1S1hmDeYc0P+dyzbEktcwaE+UVvpTww9xUubeNADaZmEk/VNcTpakmHhmClNimp3hHcfLjXUpShFksLKQTtG39NSKZ5Zj9Gnl5qceNTKREyJuSvtBIZXorEl3f2CQQ== X-Forefront-Antispam-Report: CIP:192.88.168.50; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10019020)(6009001)(2980300002)(1110001)(1109001)(339900001)(189002)(199003)(105606002)(81156007)(5001770100001)(97736004)(106466001)(4001430100002)(50226001)(36756003)(77096005)(2950100001)(2201001)(5007970100001)(19580405001)(5008740100001)(85426001)(47776003)(48376002)(50466002)(6806005)(5001960100002)(87936001)(189998001)(104016004)(19580395003)(107886002)(5003940100001)(86362001)(229853001)(11100500001)(76176999)(50986999)(92566002)(19627235001); DIR:OUT; SFP:1102; SCL:1; SRVR:CY1PR0301MB1244; H:tx30smr01.am.freescale.net; FPR:; SPF:Fail; PTR:InfoDomainNonexistent; MX:1; A:1; LANG:en; MIME-Version: 1.0 X-Microsoft-Exchange-Diagnostics: 1; CY1PR0301MB1244; 2:iRL0i8gCIbhzfdWi6KzaM46jZhaJ6S4aErBhLhKZNNoXOenMaTlT12BeeXijTgSfvcRVYkUUKCUrbTeopxcHxJh8iuBOpf/Gtlm3S71wbR2XYnZ8MwJCHc4kjU7Y3o82iM3CxoXLNwPXtqX9RO3LNQzFEqM8RMc0GM3QNPGUUCo=; 3:i47opT6/q+i6dyIxm9kr5B1wk4dNH/RZBAibgiZhjry9YHH3Lk+yv/o9J88ze4BrvFX1JUZzjjVmCcJkYLxI8mPpTZXfrmV7Nm0zm1Bdtm/T27jR07f+N+ihM0T0pWAn5MLxpDjTnJFOcq5MAkAwKcfr3BF4iUd9BjOExsPT4eC0kThq1cIsDxq+Eq8rXnHkAXviSRn8ZfVPDbAaO8QqxVmZit0sSRhekVX8H8/THqg=; 25:F3FghzR1hgnlbdsWPRdccN5wO/+CQPbs/9iK0/mt21/5WPLk+lMEDwbTFSQ+/oIzO4HXMqHw4g5WuF+9zYW6BK25ESWJ5Lp9jIIXNhczo5QXRQTMb+eByDYAPTagja9s7RwrSjcmo14NmbAOl9U1EHdhQwLsv1Ogeemks1oGOmAFnSAvP4tuTL0ajxCFAR3YyDd4iYBS68kvA88ZZOr43YED/A5r8M0dLpv+/U5+4WTgFSlg12RxVjwOF8Banppej9fJ8KqV71OJFAJVOOCz+w== X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:CY1PR0301MB1244; X-Microsoft-Exchange-Diagnostics: 1; CY1PR0301MB1244; 20:qVgM6AQfsjBXChT3lnhjOIMlEu6vRV+rsUelFqGC2YD/aUAwmqATyDx/MLkwQJ748j2BSb8EgO3QrlGwQi1VaHtD8oFdcoUl9GQJtznq30TWu/WCtMdgtaD7uZ65Ngxb597cCu9nCEdbfY26u6ctzj2Z57Ac2ADkT4dXM/8j++4CkY4+hHLdc661luK9EBzr2I4m0ebiw8tnsKnU1vgIPcmpbwQvYLonNIdICSJPim4bSgDimijkcWb8s1gXV/baH7cDPYyM5IDDIhxWz4WyxTRuoqxL+AuE+POm9zgHfB8VpRhnB6U/CNOeX76kj+DAkLIDzKBjciS72kYKyHsb1J9OTXXnAQGsQnCgf+F36HE=; 4:Ltvo8SJXy/2esMRwTOeC6sqLB9GfwtUg7xJc7/Crkq74NxWHFmcaxCm31S7cPhiP48iS82UeO+4NV9rE/8E064k3WyWRLEPLGCDo2pPh+goSvx0eXrYRvXxrB74GQAPu1yfTjPdEw39qY/tK1PJ1otvmBZg3x+D2VpQCLXbCK2T+2i0Frj3OZ4xQdzDPxguLp9BYPRjovKU5St5arWaiQVDcG9fDKyLTrucouOuBuC8rAMmMFLdYKF+1NnVpamFHuUEG7mjTeB047QluAW1geDr7dL3ELTKWSAUepRwFI22h69SrdtcAU0LzulbBBqd8ky46fc6ulWc673nRxJmJkjvzTwjQ90Pi8YRX2fK356/Zo0YTp8LYA8qj4oHjlygG X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(101931422205132); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(2401047)(520078)(5005006)(8121501046)(10201501046)(3002001); SRVR:CY1PR0301MB1244; BCL:0; PCL:0; RULEID:; SRVR:CY1PR0301MB1244; X-Forefront-PRVS: 0751474A44 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; CY1PR0301MB1244; 23:6dBABJDRc7mPhklCM7+i2CuDozj7CZmZGMRO0VJ?= =?us-ascii?Q?AWFQZiWXAUhh1dxxI9PS7jg/OAyjGZU4P7tTvHnrChL4SXL/c6RKeubKYnLB?= =?us-ascii?Q?TfqmmwbZK1qkZCa9t/7GxbIqa5B2xsFyCIU28/4IEooSr2eiqPrXmRmV6oNt?= =?us-ascii?Q?Mg9YfLfg5HeKTi3jrsrg1l94kZvIFH13q+EhlgNqav5TMp816+4sZQeNxG3R?= =?us-ascii?Q?pCMzzuBjUkizysDRQA4Kc4p05SnCIy2J98DV+IkXM/Y7k81ocsqOzivwgb71?= =?us-ascii?Q?rXemCFTicM27g2wbitiaj/4nz5URJpwpQxFzVacac19FC7tkVA8mP63sLIWe?= =?us-ascii?Q?gnzvBeuP2DOzZvV8B8pygPhJAjy7hZnXTfke73DOuae8IEZw9OVOiWVzCsio?= =?us-ascii?Q?5RAcGsbswe65l/l1uVR0wLls0zScBWWetMtcsS6/4YQfcs9F9b0yl/t1vMeZ?= =?us-ascii?Q?HU3AICT9Po0hl62eYAUXvH69Lulfc9CbAR6X+CE2i8qFja3gu2D3kJ0U4yZk?= =?us-ascii?Q?f+2tPkSwax+25iDnjJj0WEBPdjckvshTVulk+pXcV6cRcM3lF7ooJY+Kh50S?= =?us-ascii?Q?F2CoShnK+oRQQhfbOuK4jJION66l5TKaEg0sODpiR9QteEfXHGuDFnq8VzXE?= =?us-ascii?Q?h0YhOMZYPvRdj46vNJw5Dm2kGI9OdZKcFd67TjMiZ/CXHGJyV3wdQGL1HO8h?= =?us-ascii?Q?ELfF5QQqISVzNev48XhGydD+u6/WaiYZgykXTZ7AL04ULW26wNLm4+QDIgmn?= =?us-ascii?Q?oLEtKTxvp8qNalsPk1L9fcBcufOALE7H4tkXH3g1XHntjFUuZiRIxSMf9Fji?= =?us-ascii?Q?XnwoSWv+c1NsUNP8z0IZrCXV087A/VCSWkUS+aDNEjWoM39J0ryVO7pIuzRt?= =?us-ascii?Q?k5jPVTq+/CrbHRqIcMV7ne678k3vJjY8i1G1JxNzRpp59XekzumFjJbUjATV?= =?us-ascii?Q?Ps0/T8nbvEuhiyJGSsPojiu6NOjUSeopXBOSRizmSRieJnQ0BJJSPiwjRNQ9?= =?us-ascii?Q?zfrsnn+fnmf6Cj1a6qjaPxGYlGCncfqIsi3F1PIe3ZdG/5nST/xPuKDZv7hA?= =?us-ascii?Q?VxD7YDJorlqLUqFsGD3ZU1KMNzCKY/Sl7z7QsGL2pWKOmRvYObw=3D=3D?= X-Microsoft-Exchange-Diagnostics: 1; CY1PR0301MB1244; 5:dbxcIOh3vuDKhbikSsEfCDxfqpRLu1bLqjRcXKjJdeamYKMttbR2jB9z5y2wj0djTUqKtlqw5yUo5NH0QUo/vxIKbS446X8z1X6Z3BSOo39uLSu1RyrOh2jNHpsgZhrFWU182vI5j+xSN71L7oBjBw==; 24:uaUaymRYL+EvkU3wO5s57epbjRO8Wp47sxQMH4+YSTtFQngPQ4REydiLh6R9ACC5ztbxe0z5sLNS0SVS4X7j0NHSlS80pUpGj4MLd+wV7vU=; 20:x0ASoYy8qxWqcHMIG3/g4NxXF0ZyRl9m++wRdXtQkfqmyQ/7wRu2pDtIkDer46nlhuuHYAi7vgzBvGDdcyhkIg== X-OriginatorOrg: freescale.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Nov 2015 02:49:23.2878 (UTC) X-MS-Exchange-CrossTenant-Id: 710a03f5-10f6-4d38-9ff4-a80b81da590d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=710a03f5-10f6-4d38-9ff4-a80b81da590d; Ip=[192.88.168.50]; Helo=[tx30smr01.am.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY1PR0301MB1244 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Layerscape has the same ip block/controller as GPIO on powerpc platform(MPC8XXX). So use portable i/o accessors, as in_be32/out_be32 accessors are Power architecture specific whereas ioread32/iowrite32 and ioread32be/iowrite32be are available in other architectures. Layerscape GPIO controller's registers may be big or little endian, so the code needs to get the endian property from DTB, then make additional functions to fit right register read/write operations. Currently the code can support ls2080a GPIO with little endian registers. And it can also work well on other layerscape platform with big endian GPIO registers. Signed-off-by: Liu Gang Signed-off-by: Shaveta Leekha --- V2 changes: Add '|| COMPILE_TEST' based on Arnd's comments. drivers/gpio/Kconfig | 6 ++-- drivers/gpio/gpio-mpc8xxx.c | 87 +++++++++++++++++++++++++++++++++------------ 2 files changed, 67 insertions(+), 26 deletions(-) diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig index 8949b3f..8d4f159 100644 --- a/drivers/gpio/Kconfig +++ b/drivers/gpio/Kconfig @@ -290,12 +290,12 @@ config GPIO_MPC5200 depends on PPC_MPC52xx config GPIO_MPC8XXX - bool "MPC512x/MPC8xxx GPIO support" + bool "MPC512x/MPC8xxx/QorIQ GPIO support" depends on PPC_MPC512x || PPC_MPC831x || PPC_MPC834x || PPC_MPC837x || \ - FSL_SOC_BOOKE || PPC_86xx + FSL_SOC_BOOKE || PPC_86xx || ARCH_LAYERSCAPE || COMPILE_TEST help Say Y here if you're going to use hardware that connects to the - MPC512x/831x/834x/837x/8572/8610 GPIOs. + MPC512x/831x/834x/837x/8572/8610/QorIQ GPIOs. config GPIO_MSM_V2 tristate "Qualcomm MSM GPIO v2" diff --git a/drivers/gpio/gpio-mpc8xxx.c b/drivers/gpio/gpio-mpc8xxx.c index 48ef368..eb7a1ca 100644 --- a/drivers/gpio/gpio-mpc8xxx.c +++ b/drivers/gpio/gpio-mpc8xxx.c @@ -1,5 +1,5 @@ /* - * GPIOs on MPC512x/8349/8572/8610 and compatible + * GPIOs on MPC512x/8349/8572/8610/QorIQ and compatible * * Copyright (C) 2008 Peter Korsgaard * @@ -19,6 +19,7 @@ #include #include #include +#include #define MPC8XXX_GPIO_PINS 32 @@ -44,6 +45,27 @@ struct mpc8xxx_gpio_chip { const void *of_dev_id_data; }; +static bool gpio_little_endian; +static inline u32 gpio_in32(void __iomem *addr) +{ + u32 val; + + if (gpio_little_endian) + val = ioread32(addr); + else + val = ioread32be(addr); + + return val; +} + +static inline void gpio_out32(u32 val, void __iomem *addr) +{ + if (gpio_little_endian) + iowrite32(val, addr); + else + iowrite32be(val, addr); +} + static inline u32 mpc8xxx_gpio2mask(unsigned int gpio) { return 1u << (MPC8XXX_GPIO_PINS - 1 - gpio); @@ -59,9 +81,17 @@ static void mpc8xxx_gpio_save_regs(struct of_mm_gpio_chip *mm) { struct mpc8xxx_gpio_chip *mpc8xxx_gc = to_mpc8xxx_gpio_chip(mm); - mpc8xxx_gc->data = in_be32(mm->regs + GPIO_DAT); + mpc8xxx_gc->data = gpio_in32(mm->regs + GPIO_DAT); } +/* Generic set and clear bits accessor ports */ +#define bgpio_setbits32(_addr, _v) \ + gpio_out32(gpio_in32(_addr) | (_v), (_addr)) +#define bgpio_clrbits32(_addr, _v) \ + gpio_out32(gpio_in32(_addr) & ~(_v), (_addr)) +#define bgpio_clrsetbits32(addr, clear, set) \ + gpio_out32((gpio_in32(addr) & ~(clear)) | (set), (addr)) + /* Workaround GPIO 1 errata on MPC8572/MPC8536. The status of GPIOs * defined as output cannot be determined by reading GPDAT register, * so we use shadow data register instead. The status of input pins @@ -74,9 +104,9 @@ static int mpc8572_gpio_get(struct gpio_chip *gc, unsigned int gpio) struct mpc8xxx_gpio_chip *mpc8xxx_gc = to_mpc8xxx_gpio_chip(mm); u32 out_mask, out_shadow; - out_mask = in_be32(mm->regs + GPIO_DIR); + out_mask = gpio_in32(mm->regs + GPIO_DIR); - val = in_be32(mm->regs + GPIO_DAT) & ~out_mask; + val = gpio_in32(mm->regs + GPIO_DAT) & ~out_mask; out_shadow = mpc8xxx_gc->data & out_mask; return (val | out_shadow) & mpc8xxx_gpio2mask(gpio); @@ -86,7 +116,7 @@ static int mpc8xxx_gpio_get(struct gpio_chip *gc, unsigned int gpio) { struct of_mm_gpio_chip *mm = to_of_mm_gpio_chip(gc); - return in_be32(mm->regs + GPIO_DAT) & mpc8xxx_gpio2mask(gpio); + return gpio_in32(mm->regs + GPIO_DAT) & mpc8xxx_gpio2mask(gpio); } static void mpc8xxx_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val) @@ -102,7 +132,7 @@ static void mpc8xxx_gpio_set(struct gpio_chip *gc, unsigned int gpio, int val) else mpc8xxx_gc->data &= ~mpc8xxx_gpio2mask(gpio); - out_be32(mm->regs + GPIO_DAT, mpc8xxx_gc->data); + gpio_out32(mpc8xxx_gc->data, mm->regs + GPIO_DAT); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); } @@ -128,7 +158,7 @@ static void mpc8xxx_gpio_set_multiple(struct gpio_chip *gc, } } - out_be32(mm->regs + GPIO_DAT, mpc8xxx_gc->data); + gpio_out32(mpc8xxx_gc->data, mm->regs + GPIO_DAT); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); } @@ -141,7 +171,7 @@ static int mpc8xxx_gpio_dir_in(struct gpio_chip *gc, unsigned int gpio) raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); - clrbits32(mm->regs + GPIO_DIR, mpc8xxx_gpio2mask(gpio)); + bgpio_clrbits32(mm->regs + GPIO_DIR, mpc8xxx_gpio2mask(gpio)); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); @@ -158,7 +188,7 @@ static int mpc8xxx_gpio_dir_out(struct gpio_chip *gc, unsigned int gpio, int val raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); - setbits32(mm->regs + GPIO_DIR, mpc8xxx_gpio2mask(gpio)); + bgpio_setbits32(mm->regs + GPIO_DIR, mpc8xxx_gpio2mask(gpio)); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); @@ -201,7 +231,8 @@ static void mpc8xxx_gpio_irq_cascade(struct irq_desc *desc) struct of_mm_gpio_chip *mm = &mpc8xxx_gc->mm_gc; unsigned int mask; - mask = in_be32(mm->regs + GPIO_IER) & in_be32(mm->regs + GPIO_IMR); + mask = gpio_in32(mm->regs + GPIO_IER) + & gpio_in32(mm->regs + GPIO_IMR); if (mask) generic_handle_irq(irq_linear_revmap(mpc8xxx_gc->irq, 32 - ffs(mask))); @@ -217,7 +248,8 @@ static void mpc8xxx_irq_unmask(struct irq_data *d) raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); - setbits32(mm->regs + GPIO_IMR, mpc8xxx_gpio2mask(irqd_to_hwirq(d))); + bgpio_setbits32(mm->regs + GPIO_IMR, + mpc8xxx_gpio2mask(irqd_to_hwirq(d))); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); } @@ -230,7 +262,8 @@ static void mpc8xxx_irq_mask(struct irq_data *d) raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); - clrbits32(mm->regs + GPIO_IMR, mpc8xxx_gpio2mask(irqd_to_hwirq(d))); + bgpio_clrbits32(mm->regs + GPIO_IMR, + mpc8xxx_gpio2mask(irqd_to_hwirq(d))); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); } @@ -240,7 +273,7 @@ static void mpc8xxx_irq_ack(struct irq_data *d) struct mpc8xxx_gpio_chip *mpc8xxx_gc = irq_data_get_irq_chip_data(d); struct of_mm_gpio_chip *mm = &mpc8xxx_gc->mm_gc; - out_be32(mm->regs + GPIO_IER, mpc8xxx_gpio2mask(irqd_to_hwirq(d))); + gpio_out32(mpc8xxx_gpio2mask(irqd_to_hwirq(d)), mm->regs + GPIO_IER); } static int mpc8xxx_irq_set_type(struct irq_data *d, unsigned int flow_type) @@ -252,15 +285,15 @@ static int mpc8xxx_irq_set_type(struct irq_data *d, unsigned int flow_type) switch (flow_type) { case IRQ_TYPE_EDGE_FALLING: raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); - setbits32(mm->regs + GPIO_ICR, - mpc8xxx_gpio2mask(irqd_to_hwirq(d))); + bgpio_setbits32(mm->regs + GPIO_ICR, + mpc8xxx_gpio2mask(irqd_to_hwirq(d))); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); break; case IRQ_TYPE_EDGE_BOTH: raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); - clrbits32(mm->regs + GPIO_ICR, - mpc8xxx_gpio2mask(irqd_to_hwirq(d))); + bgpio_clrbits32(mm->regs + GPIO_ICR, + mpc8xxx_gpio2mask(irqd_to_hwirq(d))); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); break; @@ -292,20 +325,20 @@ static int mpc512x_irq_set_type(struct irq_data *d, unsigned int flow_type) case IRQ_TYPE_EDGE_FALLING: case IRQ_TYPE_LEVEL_LOW: raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); - clrsetbits_be32(reg, 3 << shift, 2 << shift); + bgpio_clrsetbits32(reg, 3 << shift, 2 << shift); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); break; case IRQ_TYPE_EDGE_RISING: case IRQ_TYPE_LEVEL_HIGH: raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); - clrsetbits_be32(reg, 3 << shift, 1 << shift); + bgpio_clrsetbits32(reg, 3 << shift, 1 << shift); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); break; case IRQ_TYPE_EDGE_BOTH: raw_spin_lock_irqsave(&mpc8xxx_gc->lock, flags); - clrbits32(reg, 3 << shift); + bgpio_clrbits32(reg, 3 << shift); raw_spin_unlock_irqrestore(&mpc8xxx_gc->lock, flags); break; @@ -398,6 +431,14 @@ static int mpc8xxx_probe(struct platform_device *pdev) mm_gc = &mpc8xxx_gc->mm_gc; gc = &mm_gc->gc; + if (of_property_read_bool(np, "little-endian")) { + gpio_little_endian = true; + dev_dbg(&pdev->dev, "GPIO REGISTERS are LITTLE endian\n"); + } else { + gpio_little_endian = false; + dev_dbg(&pdev->dev, "GPIO REGISTERS are BIG endian\n"); + } + mm_gc->save_regs = mpc8xxx_gpio_save_regs; gc->ngpio = MPC8XXX_GPIO_PINS; gc->direction_input = mpc8xxx_gpio_dir_in; @@ -422,7 +463,7 @@ static int mpc8xxx_probe(struct platform_device *pdev) return ret; mpc8xxx_gc->irqn = irq_of_parse_and_map(np, 0); - if (mpc8xxx_gc->irqn == NO_IRQ) + if (mpc8xxx_gc->irqn == 0) return 0; mpc8xxx_gc->irq = irq_domain_add_linear(np, MPC8XXX_GPIO_PINS, @@ -435,8 +476,8 @@ static int mpc8xxx_probe(struct platform_device *pdev) mpc8xxx_gc->of_dev_id_data = id->data; /* ack and mask all irqs */ - out_be32(mm_gc->regs + GPIO_IER, 0xffffffff); - out_be32(mm_gc->regs + GPIO_IMR, 0); + gpio_out32(0xffffffff, mm_gc->regs + GPIO_IER); + gpio_out32(0, mm_gc->regs + GPIO_IMR); irq_set_chained_handler_and_data(mpc8xxx_gc->irqn, mpc8xxx_gpio_irq_cascade, mpc8xxx_gc);