From patchwork Fri Sep 18 16:29:52 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Adrian Alonso X-Patchwork-Id: 519471 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 526F714017E for ; Sat, 19 Sep 2015 02:31:56 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753561AbbIRQbz (ORCPT ); Fri, 18 Sep 2015 12:31:55 -0400 Received: from mail-by2on0106.outbound.protection.outlook.com ([207.46.100.106]:33217 "EHLO na01-by2-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751195AbbIRQbx (ORCPT ); Fri, 18 Sep 2015 12:31:53 -0400 Received: from BY2PR03CA007.namprd03.prod.outlook.com (10.255.93.24) by CY1PR0301MB1642.namprd03.prod.outlook.com (10.162.166.140) with Microsoft SMTP Server (TLS) id 15.1.268.17; Fri, 18 Sep 2015 16:31:50 +0000 Received: from BY2FFO11OLC004.protection.gbl (10.255.93.4) by BY2PR03CA007.outlook.office365.com (10.255.93.24) with Microsoft SMTP Server (TLS) id 15.1.274.16 via Frontend Transport; Fri, 18 Sep 2015 16:31:50 +0000 Authentication-Results: spf=fail (sender IP is 192.88.168.50) smtp.mailfrom=freescale.com; freescale.mail.onmicrosoft.com; dkim=none (message not signed) header.d=none; freescale.mail.onmicrosoft.com; dmarc=none action=none header.from=freescale.com; Received-SPF: Fail (protection.outlook.com: domain of freescale.com does not designate 192.88.168.50 as permitted sender) receiver=protection.outlook.com; client-ip=192.88.168.50; helo=tx30smr01.am.freescale.net; Received: from tx30smr01.am.freescale.net (192.88.168.50) by BY2FFO11OLC004.mail.protection.outlook.com (10.1.15.184) with Microsoft SMTP Server (TLS) id 15.1.274.4 via Frontend Transport; Fri, 18 Sep 2015 16:31:50 +0000 Received: from bluefly.am.freescale.net (bluefly.am.freescale.net [10.81.17.130]) by tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id t8IGVgDZ032121; Fri, 18 Sep 2015 09:31:49 -0700 From: Adrian Alonso To: , , , , CC: , , , , , , , Subject: [PATCH v4 2/8] ARM: imx: imx7d-pinfunc: add gpio1 pad iomux settings Date: Fri, 18 Sep 2015 11:29:52 -0500 Message-ID: <1442593798-11501-2-git-send-email-aalonso@freescale.com> X-Mailer: git-send-email 2.1.4 In-Reply-To: <1442593798-11501-1-git-send-email-aalonso@freescale.com> References: <1442593798-11501-1-git-send-email-aalonso@freescale.com> X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1; BY2FFO11OLC004; 1:kFncI42ypq6EuGVXorKw2uL/zwmhe2uAbkxnZLbY1P3V03Rz3R/FGFdlYnCLxp/ovAARVBIIqwG96o1SH26x76BXegY0kRirSQdoZkqoiymTuCjwQmBJ6JTkgaCceHonJg8hM5TuZNBgvHEuAZDDSSWBwzcodPSE35LW3imoUaZMING4DeRgEr3Yckdp5SVZl7OglsD+avkMWfFEaIA+4ELpquakfxcMlALLL1YPUIZ2LNWdaT3U8QYLUFB3bt3I18u/OLWTlmUk3IU2cRpbNR1ej0lNYul83CKynyr8gQtJoGIaQcyonSwGqyoomH0ZrLT0SrJT2D2wXbZOiUXHE3Th5icbhkVkJG+zkS8Ijzo2mKRY2opjRJi8+wA5jU0K74GBdHL4Sr9ZL1HSrDn4qw== X-Forefront-Antispam-Report: CIP:192.88.168.50; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10019020)(6009001)(2980300002)(1109001)(1110001)(339900001)(189002)(199003)(50226001)(77096005)(85426001)(19580395003)(97736004)(5001860100001)(50466002)(46102003)(81156007)(11100500001)(92566002)(4001540100001)(48376002)(2950100001)(19580405001)(5001830100001)(64706001)(68736005)(5001770100001)(5007970100001)(6806004)(189998001)(2201001)(229853001)(105606002)(76176999)(107886002)(86362001)(106466001)(5001960100002)(87936001)(50986999)(36756003)(104016003)(62966003)(77156002)(5003940100001)(33646002)(47776003)(2101003)(4001430100001); DIR:OUT; SFP:1102; SCL:1; SRVR:CY1PR0301MB1642; H:tx30smr01.am.freescale.net; FPR:; SPF:Fail; PTR:InfoDomainNonexistent; MX:1; A:1; LANG:; MIME-Version: 1.0 X-Microsoft-Exchange-Diagnostics: 1; CY1PR0301MB1642; 2:EHNO9TwvdFk9gKTaqtSO4TA2fZMSL7GRPYXwP28pFT7UDvO4TH5aUNe5I/41LfSZWHVN+qRQSWd2GWhcRjAefgiZuyzAu0aX6TrX9itZ7mr9A3wiL18eFX+k8cw2z2xMRhPztjhS9U6BDmq4/wU+Rn6ty7O3A+vwD3LrQjSFKUw=; 3:n6+5C305iKqms3qfNy9TgzAm3S7SRwHwXT+VJpg17aB99KG17C2WPNIcUPVDPv7cX8zlk4mVGUkKFz6oR2ukfKvIArNRMRkEaW7FRZxHPaK+oZiMqHRDfJZTHDw9dZABhHG7s+28Gq3ccNM5PSG5tuRi45UQ1VBbKhxDbjZu9tVPQ3k5d86yMQAdQPk3TYbGJk2HhOitOd0OZYgOi6hVGZ28VtjuPsvdHUGPLtGTBII=; 25:tP8c1e1k7VIUzscoowtZu0qpq+96NzgzkcGQIJ0PJweKkvJclFTGtfdOjGi3UGoek6Hiljqr1yh5UeA0ji4tC1xjIcPLSnhASVxzEeJKFiQCZ67RdTOL1ru44i1+DVQ6+uoPBra89/T7c7JZtDY7bdPZia7fk7FoUUBRYf+J8BKaLjaeCtmzXnrNFG29SAYjquwj13LOhli3yFqgC9rJ0+esHxNQ1/HPeYtvGryOEBSNtEw5ffVot9CD1PG25BkE5GFuakNlslrcCHtxoGOo+g== X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:CY1PR0301MB1642; X-Microsoft-Exchange-Diagnostics: 1; CY1PR0301MB1642; 20:kIx4MsAfe9Vb0BOdY623eFdG8Nw/UYCoPvCLxCi9vCMTbGyYQF1HfkxgPJZSz5mWPfuF/IZiRPbybwZIWWy6ct+55Bt6QCuQy0GO4h9G/anriSd4Z+QihVdMsieM9gOavHH8M/M/6mm2JIj1q6OpfIlrbPGRLo2DYPQRW37cmcLbbDJJxMcO0ZsNKOQAsTKRB04NgSxrLjaiqWcGpzPMy9I+49T6zxQPf8harrYmUDcESXLSgnpVacmagcZ20myRxDPBBDSIrDoUGgcuL/17hG5SkCzoWJ4mdpXIbemRAa6M1suhMUFSJyCIJnqIunVChN0Y22qwqRGxYIkxda3mbNZPA8zFmKZwQutIAEsQFIE=; 4:w+LBVB1sIZ5vCVNQhK2pDYhf65Mqve+NfTp/mY+t1uy1iafPDfdl/OpLG4u1/JTtICgJNp8YbI57CXL2sYI4Sxr06SpO9Xue/n0/k2RepzGXnEdvyhTAwuO0m6Vlr6yllZ2LoIXq0XQG/av9qd2J55quqHI5DZ7+quUjvXXslFZla+13DnpxQ3DLM48L3Fce/I6KgPTLTN4T+X/WVkk524ZojFki9bAsXoVxZFlLNOM9X5GUk+12OajDq6W7fp85X8kx9ia2XbztXD44SNTH5k0Mc8+6d++ci24+pdtz0xm99w9ikcg2ABajGk1XsXAfNrR5L0l26UDWWe/nuqeEipVfD3OoEZA/MGQGyuOf/Zg= X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(520075)(520078)(8121501046)(5005006)(3002001); SRVR:CY1PR0301MB1642; BCL:0; PCL:0; RULEID:; SRVR:CY1PR0301MB1642; X-Forefront-PRVS: 0703B549E4 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; CY1PR0301MB1642; 23:jMpWLNp6HMFXjz+kTORjGopHp/Kufz/yGURuaSN?= =?us-ascii?Q?UrhiCSs0g3GpHyWzMneQkwiSQhO1h+X8JK4GX/hWIM94TLamAAGBSqncQ0h7?= =?us-ascii?Q?6aKQD62cZqpBsY+Wg9TqwR1pL/QawClSJfgGtf5aGvXTt4GPKOYnNukkB7MK?= =?us-ascii?Q?fdwkXrOtULI4GGPi/bfOlEcnKOK1vaF0VRwRJ+mol0m9mrzPp3Jxhbf39Oae?= =?us-ascii?Q?PR3RmkVyYTZOePSXDCtAjoryMDuwBqhorwOlezd76D9cyI07epNWHxtQq26+?= =?us-ascii?Q?Opdeck3HgJHwss4EDk5Si3Y+VxtazEReox5J4Xe0IrK2AarKgP9n1w+MY5mn?= =?us-ascii?Q?a2/PjQRMoowoqq7V1gFoCyFyDFIv7IxJ2bDtg9WwVxnzuIGl/HKqvfHghaOx?= =?us-ascii?Q?1mX/86p/tT2vAKO7zikK8XEKc5PbTRuuEtLsOu6q+yK4zgSNHDiTMkR6WzH/?= =?us-ascii?Q?anmiKzji/H75BqLFW6c+nrgMe6NYfyo/S0kCFq9XoezqkeFqthLvZzoeKDgJ?= =?us-ascii?Q?2Es6QpQALvL5W8jRak6lgIU6wIqQZS9M37PBA6gKVoLHwiBidn5uL1XSBGc2?= =?us-ascii?Q?7VQu8r611UdjUkhYOhBbrrFsmWgNyhTFYOey6One31ExOSUb2GvMB6MS901w?= =?us-ascii?Q?Vjd3tKC6A1cnXC9WwMGymLqBUHSHA7+Ju8YVZx+MIJvETQDYFrkUCAULI9sg?= =?us-ascii?Q?AAa0aVJSrDaC1MvNGKQXrCUjHaVg+iscPBkVyrzvFd5Nyc5DJ8KYruPhkIsZ?= =?us-ascii?Q?q8FMWwxaKUY396RUvNtTLu728oBls+DF6/tq7AzvmK8O9GbpFihUW+3QRPMh?= =?us-ascii?Q?jlrv6Vr9FakdAJUY3G8VTy8kqd/Lvcr3G0AN6FlWTDFrY8xXVLnVWhQjnPYx?= =?us-ascii?Q?vOD3+ENbSehD4bMnat4f79jBg6pkTH3Yagwg2jwaCR6wRGWOD4YjhqdWJxH9?= =?us-ascii?Q?1N1/cyBtKt3fy9PqQIkUwCkzxJi6isfsftwZ26Eecc0AYLaXYzFaigaY1oXv?= =?us-ascii?Q?p7OmVr8T8vxWvA0eQTKzSXZisLxZ6FdIkYTNSA7fIdwvvOb6QLXzyKsKgWS6?= =?us-ascii?Q?MlqrloJV68x3PNVYY6QU3sdR2xuO82yfmGx1RG3gMtgcI57/A7aNbxg0DHkr?= =?us-ascii?Q?c6AzkHi2GmNVyS/lT0kjaDlzezty5rDX76HpgnZh8cSu9aj6rdxmT84B+MG/?= =?us-ascii?Q?HBBlaqyljPbLXwQKq3dBhgz+7306AkyUMWik86z/JUoiRa2wo5dw36ZRbeSc?= =?us-ascii?Q?QlATTui8ZzYcDZb9wiCSJ6spysRSAi9rkXAedbHiDCVmE3UQONIg2C2fpg/E?= =?us-ascii?Q?0CA=3D=3D?= X-Microsoft-Exchange-Diagnostics: 1; CY1PR0301MB1642; 5:/LunvI0pu0dchlMuBX/5wC1DHFzFCCFgzkggNF00zV8D7mnMidFQOF1q0ScapIUtlaO8uV1i0ZIOMHUOdd0NSjl7aoyBvFCddR0eJS65BqJ54Zk/WcxLL75zDd5LsFRMHdnZTrNJtrclt0/6sJSk1A==; 24:CbvsYONfakQj3Mbhu++yraf1Cs+8YBHIl9S8aPcVamA0QhArzJnlER5JVIkirNYTKKGSh8Z0jxPKxTe2Ete1fmfjINgVnQg7LPGwYNGow3M=; 20:nINk31lxd0it2Z+EW/p3JxKHuvygBUfghNbPfVC1ybTk28TnCa9LhyltqvbCVUfNKIhHCZfiE0Qo+KcbNVJC5A== X-OriginatorOrg: freescale.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Sep 2015 16:31:50.3706 (UTC) X-MS-Exchange-CrossTenant-Id: 710a03f5-10f6-4d38-9ff4-a80b81da590d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=710a03f5-10f6-4d38-9ff4-a80b81da590d; Ip=[192.88.168.50]; Helo=[tx30smr01.am.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY1PR0301MB1642 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org - Add imx7 SoC GPIO1 pad iomuxc settings - Fix UART input select daisy chain setting values Signed-off-by: Adrian Alonso --- Chages for V2: Fix tab+space identation Chages for V3: Resend Chages for V4: Resend arch/arm/boot/dts/imx7d-pinfunc.h | 122 +++++++++++++++++++++++++++++++++++++- 1 file changed, 119 insertions(+), 3 deletions(-) diff --git a/arch/arm/boot/dts/imx7d-pinfunc.h b/arch/arm/boot/dts/imx7d-pinfunc.h index a8d8149..eeda783 100644 --- a/arch/arm/boot/dts/imx7d-pinfunc.h +++ b/arch/arm/boot/dts/imx7d-pinfunc.h @@ -15,6 +15,122 @@ * */ +#define MX7D_PAD_GPIO1_IO00__GPIO1_IO0 0x0000 0x0030 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO00__PWM4_OUT 0x0000 0x0030 0x0000 0x1 0x0 +#define MX7D_PAD_GPIO1_IO00__WDOD1_WDOG_ANY 0x0000 0x0030 0x0000 0x2 0x0 +#define MX7D_PAD_GPIO1_IO00__WDOD1_WDOG_B 0x0000 0x0030 0x0000 0x3 0x0 +#define MX7D_PAD_GPIO1_IO00__WDOD1_WDOG__RST_B_DEB 0x0000 0x0030 0x0000 0x4 0x0 +#define MX7D_PAD_GPIO1_IO01__GPIO1_IO1 0x0004 0x0034 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO01__PWM1_OUT 0x0004 0x0034 0x0000 0x1 0x0 +#define MX7D_PAD_GPIO1_IO01__CCM_ENET_REF_CLK3 0x0004 0x0034 0x0000 0x2 0x0 +#define MX7D_PAD_GPIO1_IO01__SAI1_MCLK 0x0004 0x0034 0x0000 0x3 0x0 +#define MX7D_PAD_GPIO1_IO01__ANATOP_24M_OUT 0x0004 0x0034 0x0000 0x4 0x0 +#define MX7D_PAD_GPIO1_IO01__OBSERVE0_OUT 0x0004 0x0034 0x0000 0x6 0x0 +#define MX7D_PAD_GPIO1_IO02__GPIO1_IO2 0x0008 0x0038 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO02__PWM2_OUT 0x0008 0x0038 0x0000 0x1 0x0 +#define MX7D_PAD_GPIO1_IO02__CCM_ENET_REF_CLK1 0x0008 0x0038 0x0564 0x2 0x3 +#define MX7D_PAD_GPIO1_IO02__SAI2_MCLK 0x0008 0x0038 0x0000 0x3 0x0 +#define MX7D_PAD_GPIO1_IO02__CCM_CLKO1 0x0008 0x0038 0x0000 0x5 0x0 +#define MX7D_PAD_GPIO1_IO02__OBSERVE1_OUT 0x0008 0x0038 0x0000 0x6 0x0 +#define MX7D_PAD_GPIO1_IO02__USB_OTG1_ID 0x0008 0x0038 0x0734 0x7 0x3 +#define MX7D_PAD_GPIO1_IO03__GPIO1_IO3 0x000C 0x003C 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO03__PWM3_OUT 0x000C 0x003C 0x0000 0x1 0x0 +#define MX7D_PAD_GPIO1_IO03__CCM_ENET_REF_CLK2 0x000C 0x003C 0x0570 0x2 0x3 +#define MX7D_PAD_GPIO1_IO03__SAI3_MCLK 0x000C 0x003C 0x0000 0x3 0x0 +#define MX7D_PAD_GPIO1_IO03__CCM_CLKO2 0x000C 0x003C 0x0000 0x5 0x0 +#define MX7D_PAD_GPIO1_IO03__OBSERVE2_OUT 0x000C 0x003C 0x0000 0x6 0x0 +#define MX7D_PAD_GPIO1_IO03__USB_OTG2_ID 0x000C 0x003C 0x0730 0x7 0x3 +#define MX7D_PAD_GPIO1_IO04__GPIO1_IO4 0x0010 0x0040 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO04__USB_OTG1_OC 0x0010 0x0040 0x072C 0x1 0x1 +#define MX7D_PAD_GPIO1_IO04__FLEXTIMER1_CH4 0x0010 0x0040 0x0594 0x2 0x1 +#define MX7D_PAD_GPIO1_IO04__UART5_CTS_B 0x0010 0x0040 0x0710 0x3 0x4 +#define MX7D_PAD_GPIO1_IO04__I2C1_SCL 0x0010 0x0040 0x05D4 0x4 0x2 +#define MX7D_PAD_GPIO1_IO04__OBSERVE3_OUT 0x0010 0x0040 0x0000 0x6 0x0 +#define MX7D_PAD_GPIO1_IO05__GPIO1_IO5 0x0014 0x0044 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO05__USB_OTG1_PWR 0x0014 0x0044 0x0000 0x1 0x0 +#define MX7D_PAD_GPIO1_IO05__FLEXTIMER1_CH5 0x0014 0x0044 0x0598 0x2 0x1 +#define MX7D_PAD_GPIO1_IO05__UART5_RTS_B 0x0014 0x0044 0x0710 0x3 0x5 +#define MX7D_PAD_GPIO1_IO05__I2C1_SDA 0x0014 0x0044 0x05D8 0x4 0x2 +#define MX7D_PAD_GPIO1_IO05__OBSERVE4_OUT 0x0014 0x0044 0x0000 0x6 0x0 +#define MX7D_PAD_GPIO1_IO06__GPIO1_IO6 0x0018 0x0048 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO06__USB_OTG2_OC 0x0018 0x0048 0x0728 0x1 0x1 +#define MX7D_PAD_GPIO1_IO06__FLEXTIMER1_CH6 0x0018 0x0048 0x059C 0x2 0x1 +#define MX7D_PAD_GPIO1_IO06__UART5_RX_DATA 0x0018 0x0048 0x0714 0x3 0x4 +#define MX7D_PAD_GPIO1_IO06__I2C2_SCL 0x0018 0x0048 0x05DC 0x4 0x2 +#define MX7D_PAD_GPIO1_IO06__CCM_WAIT 0x0018 0x0048 0x0000 0x5 0x0 +#define MX7D_PAD_GPIO1_IO06__KPP_ROW4 0x0018 0x0048 0x0624 0x6 0x1 +#define MX7D_PAD_GPIO1_IO07__GPIO1_IO7 0x001C 0x004C 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO07__USB_OTG2_PWR 0x001C 0x004C 0x0000 0x1 0x0 +#define MX7D_PAD_GPIO1_IO07__FLEXTIMER1_CH7 0x001C 0x004C 0x05A0 0x2 0x1 +#define MX7D_PAD_GPIO1_IO07__UART5_TX_DATA 0x001C 0x004C 0x0714 0x3 0x5 +#define MX7D_PAD_GPIO1_IO07__I2C2_SDA 0x001C 0x004C 0x05E0 0x4 0x2 +#define MX7D_PAD_GPIO1_IO07__CCM_STOP 0x001C 0x004C 0x0000 0x5 0x0 +#define MX7D_PAD_GPIO1_IO07__KPP_COL4 0x001C 0x004C 0x0604 0x6 0x1 +#define MX7D_PAD_GPIO1_IO08__GPIO1_IO8 0x0014 0x026C 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO08__SD1_VSELECT 0x0014 0x026C 0x0000 0x1 0x0 +#define MX7D_PAD_GPIO1_IO08__WDOG1_WDOG_B 0x0014 0x026C 0x0000 0x2 0x0 +#define MX7D_PAD_GPIO1_IO08__UART3_DCE_RX 0x0014 0x026C 0x0704 0x3 0x0 +#define MX7D_PAD_GPIO1_IO08__UART3_DTE_TX 0x0014 0x026C 0x0000 0x3 0x0 +#define MX7D_PAD_GPIO1_IO08__I2C3_SCL 0x0014 0x026C 0x05E4 0x4 0x0 +#define MX7D_PAD_GPIO1_IO08__KPP_COL5 0x0014 0x026C 0x0608 0x6 0x0 +#define MX7D_PAD_GPIO1_IO08__PWM1_OUT 0x0014 0x026C 0x0000 0x7 0x0 +#define MX7D_PAD_GPIO1_IO09__GPIO1_IO9 0x0018 0x0270 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO09__SD1_LCTL 0x0018 0x0270 0x0000 0x1 0x0 +#define MX7D_PAD_GPIO1_IO09__CCM_ENET_REF_CLK3 0x0018 0x0270 0x0000 0x2 0x0 +#define MX7D_PAD_GPIO1_IO09__UART3_DCE_TX 0x0018 0x0270 0x0000 0x3 0x0 +#define MX7D_PAD_GPIO1_IO09__UART3_DTE_RX 0x0018 0x0270 0x0704 0x3 0x1 +#define MX7D_PAD_GPIO1_IO09__I2C3_SDA 0x0018 0x0270 0x05E8 0x4 0x0 +#define MX7D_PAD_GPIO1_IO09__CCM_PMIC_READY 0x0018 0x0270 0x04F4 0x5 0x0 +#define MX7D_PAD_GPIO1_IO09__KPP_ROW5 0x0018 0x0270 0x0628 0x6 0x0 +#define MX7D_PAD_GPIO1_IO09__PWM2_OUT 0x0018 0x0270 0x0000 0x7 0x0 +#define MX7D_PAD_GPIO1_IO10__GPIO1_IO10 0x001C 0x0274 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO10__SD2_LCTL 0x001C 0x0274 0x0000 0x1 0x0 +#define MX7D_PAD_GPIO1_IO10__ENET1_MDIO 0x001C 0x0274 0x0568 0x2 0x0 +#define MX7D_PAD_GPIO1_IO10__UART3_DCE_RTS 0x001C 0x0274 0x0700 0x3 0x0 +#define MX7D_PAD_GPIO1_IO10__UART3_DTE_CTS 0x001C 0x0274 0x0000 0x3 0x0 +#define MX7D_PAD_GPIO1_IO10__I2C4_SCL 0x001C 0x0274 0x05EC 0x4 0x0 +#define MX7D_PAD_GPIO1_IO10__FLEXTIMER1_PHA 0x001C 0x0274 0x05A4 0x5 0x0 +#define MX7D_PAD_GPIO1_IO10__KPP_COL6 0x001C 0x0274 0x060C 0x6 0x0 +#define MX7D_PAD_GPIO1_IO10__PWM3_OUT 0x001C 0x0274 0x0000 0x7 0x0 +#define MX7D_PAD_GPIO1_IO11__GPIO1_IO11 0x0020 0x0278 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO11__SD3_LCTL 0x0020 0x0278 0x0000 0x1 0x0 +#define MX7D_PAD_GPIO1_IO11__ENET1_MDC 0x0020 0x0278 0x0000 0x2 0x0 +#define MX7D_PAD_GPIO1_IO11__UART3_DCE_CTS 0x0020 0x0278 0x0000 0x3 0x0 +#define MX7D_PAD_GPIO1_IO11__UART3_DTE_RTS 0x0020 0x0278 0x0700 0x3 0x1 +#define MX7D_PAD_GPIO1_IO11__I2C4_SDA 0x0020 0x0278 0x05F0 0x4 0x0 +#define MX7D_PAD_GPIO1_IO11__FLEXTIMER1_PHB 0x0020 0x0278 0x05A8 0x5 0x0 +#define MX7D_PAD_GPIO1_IO11__KPP_ROW6 0x0020 0x0278 0x062C 0x6 0x0 +#define MX7D_PAD_GPIO1_IO11__PWM4_OUT 0x0020 0x0278 0x0000 0x7 0x0 +#define MX7D_PAD_GPIO1_IO12__GPIO1_IO12 0x0024 0x027C 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO12__SD2_VSELECT 0x0024 0x027C 0x0000 0x1 0x0 +#define MX7D_PAD_GPIO1_IO12__CCM_ENET_REF_CLK1 0x0024 0x027C 0x0564 0x2 0x0 +#define MX7D_PAD_GPIO1_IO12__FLEXCAN1_RX 0x0024 0x027C 0x04DC 0x3 0x0 +#define MX7D_PAD_GPIO1_IO12__CM4_NMI 0x0024 0x027C 0x0000 0x4 0x0 +#define MX7D_PAD_GPIO1_IO12__CCM_EXT_CLK1 0x0024 0x027C 0x04E4 0x5 0x0 +#define MX7D_PAD_GPIO1_IO12__SNVS_VIO_5 0x0024 0x027C 0x0000 0x6 0x0 +#define MX7D_PAD_GPIO1_IO12__USB_OTG1_ID 0x0024 0x027C 0x0734 0x7 0x0 +#define MX7D_PAD_GPIO1_IO13__GPIO1_IO13 0x0028 0x0280 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO13__SD3_VSELECT 0x0028 0x0280 0x0000 0x1 0x0 +#define MX7D_PAD_GPIO1_IO13__CCM_ENET_REF_CLK2 0x0028 0x0280 0x0570 0x2 0x0 +#define MX7D_PAD_GPIO1_IO13__FLEXCAN1_TX 0x0028 0x0280 0x0000 0x3 0x0 +#define MX7D_PAD_GPIO1_IO13__CCM_PMIC_READY 0x0028 0x0280 0x04F4 0x4 0x1 +#define MX7D_PAD_GPIO1_IO13__CCM_EXT_CLK2 0x0028 0x0280 0x04E8 0x5 0x0 +#define MX7D_PAD_GPIO1_IO13__SNVS_VIO_5_CTL 0x0028 0x0280 0x0000 0x6 0x0 +#define MX7D_PAD_GPIO1_IO13__USB_OTG2_ID 0x0028 0x0280 0x0730 0x7 0x0 +#define MX7D_PAD_GPIO1_IO14__GPIO1_IO14 0x002C 0x0284 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO14__SD3_CD_B 0x002C 0x0284 0x0738 0x1 0x0 +#define MX7D_PAD_GPIO1_IO14__ENET2_MDIO 0x002C 0x0284 0x0574 0x2 0x0 +#define MX7D_PAD_GPIO1_IO14__FLEXCAN2_RX 0x002C 0x0284 0x04E0 0x3 0x0 +#define MX7D_PAD_GPIO1_IO14__WDOG3_WDOG_B 0x002C 0x0284 0x0000 0x4 0x0 +#define MX7D_PAD_GPIO1_IO14__CCM_EXT_CLK3 0x002C 0x0284 0x04EC 0x5 0x0 +#define MX7D_PAD_GPIO1_IO14__SDMA_EXT_EVENT0 0x002C 0x0284 0x06D8 0x6 0x0 +#define MX7D_PAD_GPIO1_IO15__GPIO1_IO15 0x0030 0x0288 0x0000 0x0 0x0 +#define MX7D_PAD_GPIO1_IO15__SD3_WP 0x0030 0x0288 0x073C 0x1 0x0 +#define MX7D_PAD_GPIO1_IO15__ENET2_MDC 0x0030 0x0288 0x0000 0x2 0x0 +#define MX7D_PAD_GPIO1_IO15__FLEXCAN2_TX 0x0030 0x0288 0x0000 0x3 0x0 +#define MX7D_PAD_GPIO1_IO15__WDOG4_WDOG_B 0x0030 0x0288 0x0000 0x4 0x0 +#define MX7D_PAD_GPIO1_IO15__CCM_EXT_CLK4 0x0030 0x0288 0x04F0 0x5 0x0 +#define MX7D_PAD_GPIO1_IO15__SDMA_EXT_EVENT1 0x0030 0x0288 0x06DC 0x6 0x0 #define MX7D_PAD_EPDC_DATA00__EPDC_DATA0 0x0034 0x02A4 0x0000 0x0 0x0 #define MX7D_PAD_EPDC_DATA00__SIM1_PORT2_TRXD 0x0034 0x02A4 0x0000 0x1 0x0 #define MX7D_PAD_EPDC_DATA00__QSPI_A_DATA0 0x0034 0x02A4 0x0000 0x2 0x0 @@ -453,7 +569,7 @@ #define MX7D_PAD_LCD_DATA23__EIM_ADDR26 0x0124 0x0394 0x0000 0x4 0x0 #define MX7D_PAD_LCD_DATA23__GPIO3_IO28 0x0124 0x0394 0x0000 0x5 0x0 #define MX7D_PAD_LCD_DATA23__I2C4_SDA 0x0124 0x0394 0x05F0 0x6 0x1 -#define MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX 0x0128 0x0398 0x0000 0x0 0x0 +#define MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX 0x0128 0x0398 0x06F4 0x0 0x0 #define MX7D_PAD_UART1_RX_DATA__UART1_DTE_TX 0x0128 0x0398 0x0000 0x0 0x0 #define MX7D_PAD_UART1_RX_DATA__I2C1_SCL 0x0128 0x0398 0x05D4 0x1 0x0 #define MX7D_PAD_UART1_RX_DATA__CCM_PMIC_READY 0x0128 0x0398 0x0000 0x2 0x0 @@ -469,7 +585,7 @@ #define MX7D_PAD_UART1_TX_DATA__ENET2_1588_EVENT0_OUT 0x012C 0x039C 0x0000 0x4 0x0 #define MX7D_PAD_UART1_TX_DATA__GPIO4_IO1 0x012C 0x039C 0x0000 0x5 0x0 #define MX7D_PAD_UART1_TX_DATA__ENET1_MDC 0x012C 0x039C 0x0000 0x6 0x0 -#define MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX 0x0130 0x03A0 0x0000 0x0 0x0 +#define MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX 0x0130 0x03A0 0x06FC 0x0 0x2 #define MX7D_PAD_UART2_RX_DATA__UART2_DTE_TX 0x0130 0x03A0 0x0000 0x0 0x0 #define MX7D_PAD_UART2_RX_DATA__I2C2_SCL 0x0130 0x03A0 0x05DC 0x1 0x0 #define MX7D_PAD_UART2_RX_DATA__SAI3_RX_BCLK 0x0130 0x03A0 0x0000 0x2 0x0 @@ -501,7 +617,7 @@ #define MX7D_PAD_UART3_TX_DATA__ENET1_1588_EVENT0_OUT 0x013C 0x03AC 0x0000 0x4 0x0 #define MX7D_PAD_UART3_TX_DATA__GPIO4_IO5 0x013C 0x03AC 0x0000 0x5 0x0 #define MX7D_PAD_UART3_TX_DATA__SD2_LCTL 0x013C 0x03AC 0x0000 0x6 0x0 -#define MX7D_PAD_UART3_RTS_B__UART3_DCE_RTS 0x0140 0x03B0 0x0000 0x0 0x0 +#define MX7D_PAD_UART3_RTS_B__UART3_DCE_RTS 0x0140 0x03B0 0x0700 0x0 0x2 #define MX7D_PAD_UART3_RTS_B__UART3_DTE_CTS 0x0140 0x03B0 0x0000 0x0 0x0 #define MX7D_PAD_UART3_RTS_B__USB_OTG2_OC 0x0140 0x03B0 0x0728 0x1 0x0 #define MX7D_PAD_UART3_RTS_B__SAI3_TX_DATA0 0x0140 0x03B0 0x0000 0x2 0x0