From patchwork Thu Sep 3 02:52:07 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kuninori Morimoto X-Patchwork-Id: 513788 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id EA7B9140285 for ; Thu, 3 Sep 2015 12:52:17 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756420AbbICCwQ (ORCPT ); Wed, 2 Sep 2015 22:52:16 -0400 Received: from relmlor4.renesas.com ([210.160.252.174]:28430 "EHLO relmlie3.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1756417AbbICCwP (ORCPT ); Wed, 2 Sep 2015 22:52:15 -0400 Received: from unknown (HELO relmlir1.idc.renesas.com) ([10.200.68.151]) by relmlie3.idc.renesas.com with ESMTP; 03 Sep 2015 11:52:14 +0900 Received: from relmlac2.idc.renesas.com (relmlac2.idc.renesas.com [10.200.69.22]) by relmlir1.idc.renesas.com (Postfix) with ESMTP id 6ECEB412D0; Thu, 3 Sep 2015 11:52:14 +0900 (JST) Received: by relmlac2.idc.renesas.com (Postfix, from userid 0) id 523852806E; Thu, 3 Sep 2015 11:52:14 +0900 (JST) Received: from relmlac2.idc.renesas.com (localhost [127.0.0.1]) by relmlac2.idc.renesas.com (Postfix) with ESMTP id 36C722806D; Thu, 3 Sep 2015 11:52:14 +0900 (JST) Received: from relmlii2.idc.renesas.com [10.200.68.66] by relmlac2.idc.renesas.com with ESMTP id MAJ31338; Thu, 3 Sep 2015 11:52:14 +0900 X-IronPort-AV: E=Sophos;i="5.17,458,1437404400"; d="scan'";a="194835186" Received: from mail-hk2apc01lp0209.outbound.protection.outlook.com (HELO APC01-HK2-obe.outbound.protection.outlook.com) ([65.55.88.209]) by relmlii2.idc.renesas.com with ESMTP/TLS/AES256-SHA; 03 Sep 2015 11:52:13 +0900 Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=kuninori.morimoto.gx@renesas.com; Received: from morimoto-PC.renesas.com (211.11.155.144) by HKXPR06MB0599.apcprd06.prod.outlook.com (10.161.181.148) with Microsoft SMTP Server (TLS) id 15.1.262.15; Thu, 3 Sep 2015 02:52:07 +0000 Message-ID: <87bndkqkuu.wl%kuninori.morimoto.gx@renesas.com> From: Kuninori Morimoto Subject: [PATCH 9/9 v2] sh-pfc: r8a7795: add SCIFx support User-Agent: Wanderlust/2.15.9 Emacs/24.3 Mule/6.0 MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue") To: Linus Walleij , Laurent Pinchart CC: Simon , Magnus , "linux-gpio@vger.kernel.org" , "linux-sh@vger.kernel.org" In-Reply-To: <87oahkql0v.wl%kuninori.morimoto.gx@renesas.com> References: <87oahkql0v.wl%kuninori.morimoto.gx@renesas.com> Date: Thu, 3 Sep 2015 02:52:07 +0000 X-Originating-IP: [211.11.155.144] X-ClientProxiedBy: KAWPR01CA0017.jpnprd01.prod.outlook.com (25.161.24.27) To HKXPR06MB0599.apcprd06.prod.outlook.com (25.161.181.148) X-Microsoft-Exchange-Diagnostics: 1; HKXPR06MB0599; 2:9pSF75nobUUBRWa0VPdudymLjSE+U/fF5rfItR+l7TDq+G1BSbl8qZ7JHS+py3K4NWundw2sYnLO+dhYZutaGwDfkbkJ8XD+02TbHy7J68Mq4+RUozt0vRNyIrm7CF0qJOzQf3GvlYLRfLsjXi0QAHoaFi/TpH4/MJaNHCV9U0M=; 3:F4xDgL+5SUES9S0rXtbfpk2mOMFcBbjZnMncjC4vZV1pOgNn8ZITh3ZS9sT6f6J2Isf8JxtDHbvXELUgNADN3WZQrGJerm4mfXgOk6V5XaMg5N7IDGtPqEe5ueqYEZXl4jJM+IbfVQgOMb1T4GVT5Q==; 25:bpHRPPE1+23kcshIHjQQzldB1OUg1gnvkZic5eUZpp3onB+Qkbe66FvOXLcwU+43MXkha/XUUCjDplqUcUSajCWdMX4hmp3mLcViV/+TRGykesZNe6CPo+Tnatp+bb+cGRUp6uHA7+8C5oeAvMWK/fcJJkGr8sf3lZJ4jNndHHK38cv/0sJiAtUCtd/2Z5peEsyF72H0EpNG6qlWbHvSjtV1VPwTRovyoMjNTFMUjed3MVG8NM+5vEv7uhrHMzEcnbmRF4ynpMUUpnzXoLVmuw== X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:HKXPR06MB0599; X-Microsoft-Exchange-Diagnostics: 1; HKXPR06MB0599; 20:cIKQnprShV/dApayzXT+z0h4JNPDdIFFR1nt2e5RdjFOLQLMto4KxAv16A1SgycTeZKr41JhN+CiRl5euLF8TfXuX/Y/t9QjXy1A/YZord2mkIDrNIZPjK37jxoRg2hcX68+4B1ElMPqcLoSzuXAch51aN45Lo9zRzgiVTIYe4GSEJpcr8emU/roynyh7GoCXgxvK59jIHoEbcZXXSN5xxEsoGeEONvEX2f8cn7sdunNUBT2wqCfzL4Sznf1UweSbsHDMunDJ4BK776BTkunJJwKnpTces46/uisuMbHv5pVzKbXvgsyQP9YM5fRhuDhabe2vZOxrb/Dkc/TNwUN6/BBFr3Go3BvJRO6DuGoaLMx9F6fxV9K5ENF3pwKTw+mhUicvUWHjWOON4AKrWVx/BFX82+jxpbC75UHdWVV2fOOh52W1DE4x6+OFntchX3InMgnPFE3sGSyJtvHfVj+I3fH7Mya7ksDHYFHal1xxNSs2ZnX3hFQAhgSJjAzKjsD; 4:6DgZeSx96EVAShm/cqILiIZrLN0nnV5jPMqySOV6qbYQLIgwVnEA4UOvexa55XeVcpIKcq5pfEcZBZSgGELoQtuw0WOYpkK687Idlms7+HuFfxDbFtz9h3YAIBgCA37Moo3vtBxMGdxsW7l/7kqwGjH5rN83NCk3DNgAPXkdirUd6cPN9gSGwUKoJqMwbIy7mcfDHcNF4cEcbOFobC6E9WbgJwGSjEnN63wxdbTvNBYtTivm+uMsy8B5tp9QCKQmnJHfQg4Ppjl9ZMcpCzgdZXuuTCQTQPkQXIHaYGsHzCcM9wvoiNJNKHAmjzI82GtR X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(5005006)(8121501046)(3002001); SRVR:HKXPR06MB0599; BCL:0; PCL:0; RULEID:; SRVR:HKXPR06MB0599; X-Forefront-PRVS: 0688BF9B46 X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10019020)(6009001)(189002)(199003)(53416004)(50986999)(40100003)(46406003)(4001350100001)(62966003)(77156002)(4001540100001)(86362001)(81156007)(19580405001)(54356999)(66066001)(42186005)(19580395003)(97736004)(76176999)(122386002)(64706001)(69596002)(47776003)(87976001)(101416001)(33646002)(23726002)(50466002)(83506001)(5001770100001)(2950100001)(46102003)(68736005)(106356001)(77096005)(5007970100001)(229853001)(92566002)(5001960100002)(36756003)(5004730100002)(105586002)(189998001)(5001830100001)(5001860100001); DIR:OUT; SFP:1102; SCL:1; SRVR:HKXPR06MB0599; H:morimoto-PC.renesas.com; FPR:; SPF:None; PTR:InfoNoRecords; MX:1; A:1; LANG:; X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; HKXPR06MB0599; 23:C6OH6S8TF/DIKYoYJXzegbHqouPfIl0NZ7rBLa2yy?= =?us-ascii?Q?jfZNL9AQpDe127dPrnWAFvL6sTlzX7BJYDjWDR4WKViFC8fdW4J8SbI+51cE?= =?us-ascii?Q?8UsnDPH3lV+64WYAU4vsjTKNy6JBw+Q0pzhtUcmMQsKD7wkHr4sj13lpE0fw?= =?us-ascii?Q?EtWdbnzk5AHJXO8pPhz4cNSI1W8IbEUeXK/mp4Anrb6N1FicygJ1fpvtU7/U?= =?us-ascii?Q?nS7cZ8q6uC/u8GJaUJTUx6dw3tS0VGaOijRrMLJ9WlpKcZPQ0nmLfWHRB2cu?= =?us-ascii?Q?orVe0zeHOE4IF76WD1bvZwMeDk+Wblf7fYIJMUeVLKxE9X5/ji1YXTjV63Fv?= =?us-ascii?Q?/GvnOeLLpTwAn4M6nt3eCm31og4JFvpIyxE08S9/PCCpn68qJY1fda55930Z?= =?us-ascii?Q?X4llvxB/YiTuuH+Y9voF12A0F+F7kU7eyA6aVQiGpUnKIVyvbYkkQaHvPlb1?= =?us-ascii?Q?TsgH/DcvxhsZKtqX/uo9CS3F1wjtXV7TqbPJ1pKYIJBrNuDky+gTwOigHRH/?= =?us-ascii?Q?2rtC6288dR+He8lnidx4qSW3v3gjmy8pepmxNn1YnHKAZO/3BD70sF9kJwGe?= =?us-ascii?Q?0SjFQRXqlS/bl1ZW/nu/oNgL+o1FQhwI/r1h2/qxqJEye+Hj9S4ahinPTiHX?= =?us-ascii?Q?tXN+FYQYrJuFoBRHcX01OjUBxuFLT3WBUT5VhjygpRrx+MuCttBA+SZfOUmj?= =?us-ascii?Q?LgxMA6cU2fq8tgutyjN0yP50C4IY/KEnUbIao2VX/+5jnmvZQNYKKiSGqBOR?= =?us-ascii?Q?+cVgxZD+xb0Olxs7jnXQyQxBVbbCVOPRuUt43Qq/Nu9ZW8z6jR+Y2qEh/ynD?= =?us-ascii?Q?NTjDCKSJcDpW7C1I2SVm2xe1WA710gAZQ5hbQBcWCqEweRrhXnEYKSgze0UF?= =?us-ascii?Q?H4MyiX8MCtl+9AxyEF+FwIEJIYQPtJOADM7d+BtOVpi1jVuheNLCPuHdy47v?= =?us-ascii?Q?gfeZWkT+lwgRF0hWeS3MRvBPeiZP3fOJ2K/xGFzGf5GRnBEJeJeJK+O+xueT?= =?us-ascii?Q?ov+djWWzySnEF8Sj/Fg0sFG6S9ssHMJndOJCqDvuV/uSgf+ZsmzUznhBy6Up?= =?us-ascii?Q?/hu9aZ/HIkZn3LZQzY0rfKaZNx1vzRFPbeHCsThWbC6bzGK4DfsNiAbAxc7z?= =?us-ascii?Q?IJ/ExHAEaQ2XhRc5X5N1DpYft3oOliv8KI9B77mIk9/KkXXv+2CY+IPvZulS?= =?us-ascii?Q?gctzU6T2iAbFXPGl6Q+F+gOoX+mOoM4Fsb94h++937wvdhYW5zuyuWeGn9D9?= =?us-ascii?Q?to4U5Aq8Dy1zL1KDPU=3D?= X-Microsoft-Exchange-Diagnostics: 1; HKXPR06MB0599; 5:XWm7GoNZOBncmZE9pZGao3XfrBmxUwr9rUzMldOBVhzV7eeudJnOMAM6vBAtYiwy5vZhEFzaO/7soxfX0M18ULKOa590v+nbS6HhfEBXwQnLtESmzWgXu/sWMOmS54tdUXaRAo85WTuU5afP2nfSzQ==; 24:IetotGjH57N+p1XKK9EVg5WPii4LPeGL9LWTT70XW31jW7QAGnoBM25zYb4h3q3WwK++MszECfQvxiSCoEpCpA7cadwVQ+IR4MijwUkmTmM=; 20:9E2hRnRfg80omkd8Dxkd8vnGEQ2fPzpyy95v1P4Iwd/2uteiIxOwcM971+4T3cTGaoNBNIjjDrJcbx0+g5YbGt+cwOWcHe9krE23y+YCf2OQC7oAOHk5v8YJt6/5tQGWZIYD+AQENwwmzTsoEQvshYEPZVLlq+CvnED2imooNpQ= SpamDiagnosticOutput: 1:23 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: renesas.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Sep 2015 02:52:07.3680 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-Transport-CrossTenantHeadersStamped: HKXPR06MB0599 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org From: Kuninori Morimoto This patch adds SCIF0/1/2/3/4/5 Original patch was created by Geert, and Kuninori Morimoto updated it Signed-off-by: Geert Uytterhoeven Signed-off-by: Kuninori Morimoto Acked-by: Laurent Pinchart Signed-off-by: Kuninori Morimoto Signed-off-by: Geert Uytterhoeven Acked-by: Laurent Pinchart --- v1 -> v2 - Add Laurent Acked-by drivers/pinctrl/sh-pfc/pfc-r8a7795.c | 257 +++++++++++++++++++++++++++++++++++ 1 file changed, 257 insertions(+) diff --git a/drivers/pinctrl/sh-pfc/pfc-r8a7795.c b/drivers/pinctrl/sh-pfc/pfc-r8a7795.c index 79abfaa..aff3895 100644 --- a/drivers/pinctrl/sh-pfc/pfc-r8a7795.c +++ b/drivers/pinctrl/sh-pfc/pfc-r8a7795.c @@ -1426,10 +1426,267 @@ static const struct sh_pfc_pin pinmux_pins[] = { PINMUX_GPIO_GP_ALL(), }; +/* - SCIF0 ------------------------------------------------------------------ */ +static const unsigned int scif0_data_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2), +}; +static const unsigned int scif0_data_mux[] = { + RX0_MARK, TX0_MARK, +}; +static const unsigned int scif0_clk_pins[] = { + /* SCK */ + RCAR_GP_PIN(5, 0), +}; +static const unsigned int scif0_clk_mux[] = { + SCK0_MARK, +}; +static const unsigned int scif0_ctrl_pins[] = { + /* RTS, CTS */ + RCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 3), +}; +static const unsigned int scif0_ctrl_mux[] = { + RTS0_N_TANS_MARK, CTS0_N_MARK, +}; +/* - SCIF1 ------------------------------------------------------------------ */ +static const unsigned int scif1_data_a_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6), +}; +static const unsigned int scif1_data_a_mux[] = { + RX1_A_MARK, TX1_A_MARK, +}; +static const unsigned int scif1_clk_pins[] = { + /* SCK */ + RCAR_GP_PIN(6, 21), +}; +static const unsigned int scif1_clk_mux[] = { + SCK1_MARK, +}; +static const unsigned int scif1_ctrl_pins[] = { + /* RTS, CTS */ + RCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 7), +}; +static const unsigned int scif1_ctrl_mux[] = { + RTS1_N_TANS_MARK, CTS1_N_MARK, +}; + +static const unsigned int scif1_data_b_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(5, 24), RCAR_GP_PIN(5, 25), +}; +static const unsigned int scif1_data_b_mux[] = { + RX1_B_MARK, TX1_B_MARK, +}; +/* - SCIF2 ------------------------------------------------------------------ */ +static const unsigned int scif2_data_a_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(5, 11), RCAR_GP_PIN(5, 10), +}; +static const unsigned int scif2_data_a_mux[] = { + RX2_A_MARK, TX2_A_MARK, +}; +static const unsigned int scif2_clk_pins[] = { + /* SCK */ + RCAR_GP_PIN(5, 9), +}; +static const unsigned int scif2_clk_mux[] = { + SCK2_MARK, +}; +static const unsigned int scif2_data_b_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 16), +}; +static const unsigned int scif2_data_b_mux[] = { + RX2_B_MARK, TX2_B_MARK, +}; +/* - SCIF3 ------------------------------------------------------------------ */ +static const unsigned int scif3_data_a_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 24), +}; +static const unsigned int scif3_data_a_mux[] = { + RX3_A_MARK, TX3_A_MARK, +}; +static const unsigned int scif3_clk_pins[] = { + /* SCK */ + RCAR_GP_PIN(1, 22), +}; +static const unsigned int scif3_clk_mux[] = { + SCK3_MARK, +}; +static const unsigned int scif3_ctrl_pins[] = { + /* RTS, CTS */ + RCAR_GP_PIN(1, 26), RCAR_GP_PIN(1, 25), +}; +static const unsigned int scif3_ctrl_mux[] = { + RTS3_N_TANS_MARK, CTS3_N_MARK, +}; +static const unsigned int scif3_data_b_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 11), +}; +static const unsigned int scif3_data_b_mux[] = { + RX3_B_MARK, TX3_B_MARK, +}; +/* - SCIF4 ------------------------------------------------------------------ */ +static const unsigned int scif4_data_a_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 12), +}; +static const unsigned int scif4_data_a_mux[] = { + RX4_A_MARK, TX4_A_MARK, +}; +static const unsigned int scif4_clk_a_pins[] = { + /* SCK */ + RCAR_GP_PIN(2, 10), +}; +static const unsigned int scif4_clk_a_mux[] = { + SCK4_A_MARK, +}; +static const unsigned int scif4_ctrl_a_pins[] = { + /* RTS, CTS */ + RCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 13), +}; +static const unsigned int scif4_ctrl_a_mux[] = { + RTS4_N_TANS_A_MARK, CTS4_N_A_MARK, +}; +static const unsigned int scif4_data_b_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7), +}; +static const unsigned int scif4_data_b_mux[] = { + RX4_B_MARK, TX4_B_MARK, +}; +static const unsigned int scif4_clk_b_pins[] = { + /* SCK */ + RCAR_GP_PIN(1, 5), +}; +static const unsigned int scif4_clk_b_mux[] = { + SCK4_B_MARK, +}; +static const unsigned int scif4_ctrl_b_pins[] = { + /* RTS, CTS */ + RCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 9), +}; +static const unsigned int scif4_ctrl_b_mux[] = { + RTS4_N_TANS_B_MARK, CTS4_N_B_MARK, +}; +static const unsigned int scif4_data_c_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13), +}; +static const unsigned int scif4_data_c_mux[] = { + RX4_C_MARK, TX4_C_MARK, +}; +static const unsigned int scif4_clk_c_pins[] = { + /* SCK */ + RCAR_GP_PIN(0, 8), +}; +static const unsigned int scif4_clk_c_mux[] = { + SCK4_C_MARK, +}; +static const unsigned int scif4_ctrl_c_pins[] = { + /* RTS, CTS */ + RCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 10), +}; +static const unsigned int scif4_ctrl_c_mux[] = { + RTS4_N_TANS_C_MARK, CTS4_N_C_MARK, +}; +/* - SCIF5 ------------------------------------------------------------------ */ +static const unsigned int scif5_data_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(5, 19), RCAR_GP_PIN(5, 21), +}; +static const unsigned int scif5_data_mux[] = { + RX5_MARK, TX5_MARK, +}; +static const unsigned int scif5_clk_pins[] = { + /* SCK */ + RCAR_GP_PIN(6, 21), +}; +static const unsigned int scif5_clk_mux[] = { + SCK5_MARK, +}; + static const struct sh_pfc_pin_group pinmux_groups[] = { + SH_PFC_PIN_GROUP(scif0_data), + SH_PFC_PIN_GROUP(scif0_clk), + SH_PFC_PIN_GROUP(scif0_ctrl), + SH_PFC_PIN_GROUP(scif1_data_a), + SH_PFC_PIN_GROUP(scif1_clk), + SH_PFC_PIN_GROUP(scif1_ctrl), + SH_PFC_PIN_GROUP(scif1_data_b), + SH_PFC_PIN_GROUP(scif2_data_a), + SH_PFC_PIN_GROUP(scif2_clk), + SH_PFC_PIN_GROUP(scif2_data_b), + SH_PFC_PIN_GROUP(scif3_data_a), + SH_PFC_PIN_GROUP(scif3_clk), + SH_PFC_PIN_GROUP(scif3_ctrl), + SH_PFC_PIN_GROUP(scif3_data_b), + SH_PFC_PIN_GROUP(scif4_data_a), + SH_PFC_PIN_GROUP(scif4_clk_a), + SH_PFC_PIN_GROUP(scif4_ctrl_a), + SH_PFC_PIN_GROUP(scif4_data_b), + SH_PFC_PIN_GROUP(scif4_clk_b), + SH_PFC_PIN_GROUP(scif4_ctrl_b), + SH_PFC_PIN_GROUP(scif4_data_c), + SH_PFC_PIN_GROUP(scif4_clk_c), + SH_PFC_PIN_GROUP(scif4_ctrl_c), + SH_PFC_PIN_GROUP(scif5_data), + SH_PFC_PIN_GROUP(scif5_clk), +}; + +static const char * const scif0_groups[] = { + "scif0_data", + "scif0_clk", + "scif0_ctrl", +}; + +static const char * const scif1_groups[] = { + "scif1_data_a", + "scif1_clk", + "scif1_ctrl", + "scif1_data_b", +}; + +static const char * const scif2_groups[] = { + "scif2_data_a", + "scif2_clk", + "scif2_data_b", +}; + +static const char * const scif3_groups[] = { + "scif3_data_a", + "scif3_clk", + "scif3_ctrl", + "scif3_data_b", +}; + +static const char * const scif4_groups[] = { + "scif4_data_a", + "scif4_clk_a", + "scif4_ctrl_a", + "scif4_data_b", + "scif4_clk_b", + "scif4_ctrl_b", + "scif4_data_c", + "scif4_clk_c", + "scif4_ctrl_c", +}; + +static const char * const scif5_groups[] = { + "scif5_data", + "scif5_clk", }; static const struct sh_pfc_function pinmux_functions[] = { + SH_PFC_FUNCTION(scif0), + SH_PFC_FUNCTION(scif1), + SH_PFC_FUNCTION(scif2), + SH_PFC_FUNCTION(scif3), + SH_PFC_FUNCTION(scif4), + SH_PFC_FUNCTION(scif5), }; static const struct pinmux_cfg_reg pinmux_config_regs[] = {