From patchwork Wed Sep 2 07:48:03 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kuninori Morimoto X-Patchwork-Id: 513336 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id C26241400A0 for ; Wed, 2 Sep 2015 17:48:10 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751752AbbIBHsK (ORCPT ); Wed, 2 Sep 2015 03:48:10 -0400 Received: from relmlor3.renesas.com ([210.160.252.173]:38882 "EHLO relmlie2.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751571AbbIBHsI (ORCPT ); Wed, 2 Sep 2015 03:48:08 -0400 Received: from unknown (HELO relmlir3.idc.renesas.com) ([10.200.68.153]) by relmlie2.idc.renesas.com with ESMTP; 02 Sep 2015 16:48:07 +0900 Received: from relmlac1.idc.renesas.com (relmlac1.idc.renesas.com [10.200.69.21]) by relmlir3.idc.renesas.com (Postfix) with ESMTP id 74B5D48DF9; Wed, 2 Sep 2015 16:48:07 +0900 (JST) Received: by relmlac1.idc.renesas.com (Postfix, from userid 0) id 583038002E; Wed, 2 Sep 2015 16:48:07 +0900 (JST) Received: from relmlac1.idc.renesas.com (localhost [127.0.0.1]) by relmlac1.idc.renesas.com (Postfix) with ESMTP id 3B7C68002D; Wed, 2 Sep 2015 16:48:07 +0900 (JST) Received: from relmlii2.idc.renesas.com [10.200.68.66] by relmlac1.idc.renesas.com with ESMTP id SAS16886; Wed, 2 Sep 2015 16:48:07 +0900 X-IronPort-AV: E=Sophos;i="5.17,451,1437404400"; d="scan'";a="194773991" Received: from mail-sg2apc01lp0247.outbound.protection.outlook.com (HELO APC01-SG2-obe.outbound.protection.outlook.com) ([65.55.88.247]) by relmlii2.idc.renesas.com with ESMTP/TLS/AES256-SHA; 02 Sep 2015 16:48:06 +0900 Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=kuninori.morimoto.gx@renesas.com; Received: from morimoto-PC.renesas.com (211.11.155.144) by SIXPR06MB0607.apcprd06.prod.outlook.com (10.160.237.149) with Microsoft SMTP Server (TLS) id 15.1.256.15; Wed, 2 Sep 2015 07:48:03 +0000 Message-ID: <877fo9jmex.wl%kuninori.morimoto.gx@renesas.com> From: Kuninori Morimoto To: Linus Walleij , Laurent Pinchart CC: Simon , Magnus , "linux-gpio@vger.kernel.org" , "linux-sh@vger.kernel.org" Subject: [PATCH 9/9] sh-pfc: r8a7795: add SCIFx support In-Reply-To: <87wpw9jn3i.wl%kuninori.morimoto.gx@renesas.com> References: <87wpw9jn3i.wl%kuninori.morimoto.gx@renesas.com> User-Agent: Wanderlust/2.15.9 Emacs/24.3 Mule/6.0 MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue") Date: Wed, 2 Sep 2015 07:48:03 +0000 X-Originating-IP: [211.11.155.144] X-ClientProxiedBy: OS1PR01CA0034.jpnprd01.prod.outlook.com (25.164.162.18) To SIXPR06MB0607.apcprd06.prod.outlook.com (25.160.237.149) X-Microsoft-Exchange-Diagnostics: 1; SIXPR06MB0607; 2:cKyoQ8OWDG+RcHvkt7huePkYCDg+BYMywMDPcvLcCLWBHnkSc8/6q9Ir909l0ZbN6ginGAh/TUDdGzyxyEawlTqciHCEtAFRK3vrc92I4KBq8Zuq7dIGgthxr2yTOKSUORFShl3ozHvYi9Ah1hp22/3myKxu3G23QHNO15fKWQY=; 3:pYgfACbiiCk18it5YP0/38jXwDLRZambl4RaDSeNDi7Z2V5rbRh5IBCR5dgAHj8PT2ODimjVemdhuOHRpjaerV+sKJBB7jd29AlNKqctK7PRkBgmGY5v/TS4W/tA4B+W8p6kELhX4f7U1IIPvuWtbA==; 25:OGj8uLi9bpGlNY0vC7ieuLhIhaVl2gLZL8Sx7jS9BPuD4kgvhriPwIJlcABmIONM38Bae+hBMloZJOsCTtJdgdzqfaF7kxb/kYipmVMI1QSGhqMW+9ShbryzaAG6ZFqZb9i++DmGUJ3zN+aZTGFdKd8dqrjZWaw1+4msYiIWyOpFAPRLTSrCRSbUt2zM5ZLl8Qiz+4ZInMy9fAFGUrSlqpLHfsKRXgUIXuoOrB7HZpNQN/J++Xmbq6XHQAFGLMVKrHEDgEKDb6SnP0MxAM7Qng== X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:SIXPR06MB0607; X-Microsoft-Exchange-Diagnostics: 1; SIXPR06MB0607; 20:zloNtDja1ZxKq+3UMQpY1ZY9WxL3j1WqasgxyKempBPl1VwfKU544w4iadL3VeJttBAheSdizkBt7eYBZNse6Pij5fqXTOe+zkNp+9gDXv/rYWBKBAx6ukCRQxekYTLniQiWyJ461ma6IwJbGUGQhIlXAcozb+dCy8khU8X+TdMgM2VJr55AsWdzKMhshFl1IrSbV1Tu2qDHWpISZvPGK4Y4mNtcyJNKEuvsGDUSvzqMugvhS1udFgtIHfHzgoDz9GS/Jn1MORBFrPLZGi+sGioXeX8Gv0AdqybEns9SkY188BQcagu63XYW22irJFtyuaHbfIGtDqRwbxw+x5n8aoVtOZqLknxpCypsjA6/nRPLVLTVv3DBk7zJKlDzmNrRHom7KBj3RKZ3WKDJDynZOGDYFXkq1FMRJQ+Ez7MQmKfHc1D5ZDxB5fGe/TcKnD+/OM+4fcCY3n/WtglzdFWzuexGXlCFZyzezbyKXrDXAr7DazSAgx9O2azUlLbDMj24; 4:IRNTNRRQMGeDmwrTdFpPASMS2qVPXmS+FxcrScyIvm/YuOxOTEHZKI0KAzpsmzzHlI3+uGjyuu7LQaNVFz83vloSlUQdvfWLemL0JoTVkp9yVhD3B1eZBseTSwL33dBchoQT35O6bXoBvT+BJentkEAzUOcXOv4uZiH/88gOt0t/alAcTeGdbyTEpfKUHAHLUsiIviloMzQDieBukeSMVymIOQ2B+ppG3zRhYnq83XZht1khhZT56iPpb/8KrRl6Cqu5xjByYgNogx2bIX2ZmdtycEHPgfIE86GnNdj9Q3yv7B7Im4Pt0WqTTExpfVBk X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(8121501046)(5005006)(3002001); SRVR:SIXPR06MB0607; BCL:0; PCL:0; RULEID:; SRVR:SIXPR06MB0607; X-Forefront-PRVS: 0687389FB0 X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10019020)(6009001)(199003)(189002)(105586002)(62966003)(54356999)(81156007)(42186005)(40100003)(77096005)(46406003)(189998001)(19580395003)(97736004)(122386002)(50466002)(68736005)(5001770100001)(50986999)(4001350100001)(101416001)(36756003)(53416004)(76176999)(106356001)(87976001)(47776003)(19580405001)(69596002)(5007970100001)(66066001)(5001960100002)(77156002)(23726002)(5001830100001)(83506001)(4001540100001)(64706001)(86362001)(5004730100002)(229853001)(46102003)(5001860100001)(92566002)(2950100001)(33646002); DIR:OUT; SFP:1102; SCL:1; SRVR:SIXPR06MB0607; H:morimoto-PC.renesas.com; FPR:; SPF:None; PTR:InfoNoRecords; A:1; MX:1; LANG:; X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; SIXPR06MB0607; 23:5AA1oGANrAfhkPOHqOL5Dyw4QRrWH7qBa3Zq59HUe?= =?us-ascii?Q?4dX0uqaw5Zzoz5RValZPwxsuNRngER/V14m2PANzcFr35cOV1EMdW5ByIAoc?= =?us-ascii?Q?hEhk0QHOKoVF6k7P6bsFNE9SW/krlOT6W/rOlpbNRsCCXNtMVIRgrSp0DhXF?= =?us-ascii?Q?jM5UbEhN5iNZcdxIhJPMjnNAdnKNPugqSfOepAog6aNJtz/JVc8OVpEYitIz?= =?us-ascii?Q?HTzMc4GULowOMsvPhE9ZhFXv5vgV8Ca+dDp4xowHM2PbYvX/Z5880Uvh2wBs?= =?us-ascii?Q?1Wbg45Wc9Fanx/6DLSUQtTtWUuSIzZJKwME7aNRbH336rz/hwLok22lNOF6O?= =?us-ascii?Q?l7r9D37ZnLu4uXN5xk0co83Nybm17XrShAJcGFAXwNYgcTbdsoNM802MndC7?= =?us-ascii?Q?lgmuT3qDYn4vHzvf2QoK7IsnN7chfK1OPnElWp8YJtafG1mOiuu8Soze6sV/?= =?us-ascii?Q?3Fi+YrLHOxvrjBwmifBE8BX3nFOcumqghXFZhqkeXSbM5vPd94kK2z/DCISc?= =?us-ascii?Q?bANcGNM/1hf7UyvdvgqZBMBF2f+zX+qlVSIPFcYXgk3QROCVGPB0lXfwIAMe?= =?us-ascii?Q?uVf+c9EHgO4tbj3skN8E9lRYoKUSBMLMMAPXk3SWRkk66cdrypXcAlO3nBpo?= =?us-ascii?Q?r3awWRD6uqVMtUXhqb22o0p3mH3GIf8TTsQpTXq8J6S3MlmkNebt/jNQjHV3?= =?us-ascii?Q?pMtAKOcDgCQsoYCKwH850t3GOx4h07B5GZJ6MYBgP3xEotcBjzPpgQIdsWfq?= =?us-ascii?Q?hY8ChiQrDA9NRXh1jdObJPepA4DgZCghy0tzbJA3ofPfmc3MhqCuooVoZijz?= =?us-ascii?Q?0J0Nrgwsp2KhOHG0QaskdOvrReaae+6K8Y1NtmR6H0UDYZ24uZDEAW7B0leM?= =?us-ascii?Q?u63Qv/pH6t8NqO/A1eDuwLZ2BsGbU6iVbnlLvjOkd46m3KpmjRDEWkp0tHxI?= =?us-ascii?Q?KxRL9UFtFhCJGa0k37fChEl2DriXO63PXcDRyOXsOv5ibAMXysjyStfidIbr?= =?us-ascii?Q?FggOmLVQUzxqsQSqcEl/vH0XHm3xm93dddp9hLSzPVkSqvdGESoxu4MNq5pe?= =?us-ascii?Q?ZfbD25WRd2nFj3cI/RQwr5hrKvjZz+5hMzNhS25Z5bbEUUJUySXz2Zy9j+XW?= =?us-ascii?Q?v1XJxF/uzdHPQlOmL+gCc2MrqykH625lDURMLITcwdYt0O2PT0sKWQ68KZvd?= =?us-ascii?Q?h2LNEWHBRWeoDofiYhv12eRkvEcOWQk755p43I2z5dERyJeUQkBmTSti/f87?= =?us-ascii?Q?mJrwApFrFm7sri463c=3D?= X-Microsoft-Exchange-Diagnostics: 1; SIXPR06MB0607; 5:LJCXItYjwYlUJAENmF08V3nRiLMidv7/tcIcjzI5kXD0buD8pbAll282SVg2XjTY6ra5pZwNRGHeQhyr/0SYcmZldAnqt0dbYYvhLBYhX0BUwmDLkDxyVSZc7Y+rYmenx4ULtQmPonj6I2ZBe+tlVQ==; 24:we9vI8Pci0jyBem+8HuggTKvzhJ5eSDeuMZwyUzKaER1LbzBLUA3EF8neoybnLA0pmeccseb54wblhBhs9XrWeHCc15G8GuaGlfWPqqHkrY=; 20:Fy3Is4lbbQ2Loyv0AsXxj659QxIqLrUHpzn1w6vtx8YwoHJYsOo+KNmqPFxzdpDSy/nsv7NK9XV6+KskHVQfni9HsuIH/1bTqGJ8f2T35E0zKj7pYOpf4Sqh2aUfhB0Hr5BKNZL4Zzs8i5GK14DihE5hB3oqxpQlyKC51CHSM2k= SpamDiagnosticOutput: 1:23 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: renesas.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2015 07:48:03.4513 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-Transport-CrossTenantHeadersStamped: SIXPR06MB0607 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org From: Kuninori Morimoto This patch adds SCIF0/1/2/3/4/5 This patch is including Geert's SCIF support patch Signed-off-by: Geert Uytterhoeven Signed-off-by: Kuninori Morimoto --- drivers/pinctrl/sh-pfc/pfc-r8a7795.c | 257 +++++++++++++++++++++++++++++++++++ 1 file changed, 257 insertions(+) diff --git a/drivers/pinctrl/sh-pfc/pfc-r8a7795.c b/drivers/pinctrl/sh-pfc/pfc-r8a7795.c index 4446b82..7426df7 100644 --- a/drivers/pinctrl/sh-pfc/pfc-r8a7795.c +++ b/drivers/pinctrl/sh-pfc/pfc-r8a7795.c @@ -1427,10 +1427,267 @@ static const struct sh_pfc_pin pinmux_pins[] = { PINMUX_GPIO_GP_ALL(), }; +/* - SCIF0 ------------------------------------------------------------------ */ +static const unsigned int scif0_data_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2), +}; +static const unsigned int scif0_data_mux[] = { + RX0_MARK, TX0_MARK, +}; +static const unsigned int scif0_clk_pins[] = { + /* SCK */ + RCAR_GP_PIN(5, 0), +}; +static const unsigned int scif0_clk_mux[] = { + SCK0_MARK, +}; +static const unsigned int scif0_ctrl_pins[] = { + /* RTS, CTS */ + RCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 3), +}; +static const unsigned int scif0_ctrl_mux[] = { + RTS0_N_TANS_MARK, CTS0_N_MARK, +}; +/* - SCIF1 ------------------------------------------------------------------ */ +static const unsigned int scif1_data_a_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6), +}; +static const unsigned int scif1_data_a_mux[] = { + RX1_A_MARK, TX1_A_MARK, +}; +static const unsigned int scif1_clk_pins[] = { + /* SCK */ + RCAR_GP_PIN(6, 21), +}; +static const unsigned int scif1_clk_mux[] = { + SCK1_MARK, +}; +static const unsigned int scif1_ctrl_pins[] = { + /* RTS, CTS */ + RCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 7), +}; +static const unsigned int scif1_ctrl_mux[] = { + RTS1_N_TANS_MARK, CTS1_N_MARK, +}; + +static const unsigned int scif1_data_b_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(5, 24), RCAR_GP_PIN(5, 25), +}; +static const unsigned int scif1_data_b_mux[] = { + RX1_B_MARK, TX1_B_MARK, +}; +/* - SCIF2 ------------------------------------------------------------------ */ +static const unsigned int scif2_data_a_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(5, 11), RCAR_GP_PIN(5, 10), +}; +static const unsigned int scif2_data_a_mux[] = { + RX2_A_MARK, TX2_A_MARK, +}; +static const unsigned int scif2_clk_pins[] = { + /* SCK */ + RCAR_GP_PIN(5, 9), +}; +static const unsigned int scif2_clk_mux[] = { + SCK2_MARK, +}; +static const unsigned int scif2_data_b_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 16), +}; +static const unsigned int scif2_data_b_mux[] = { + RX2_B_MARK, TX2_B_MARK, +}; +/* - SCIF3 ------------------------------------------------------------------ */ +static const unsigned int scif3_data_a_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 24), +}; +static const unsigned int scif3_data_a_mux[] = { + RX3_A_MARK, TX3_A_MARK, +}; +static const unsigned int scif3_clk_pins[] = { + /* SCK */ + RCAR_GP_PIN(1, 22), +}; +static const unsigned int scif3_clk_mux[] = { + SCK3_MARK, +}; +static const unsigned int scif3_ctrl_pins[] = { + /* RTS, CTS */ + RCAR_GP_PIN(1, 26), RCAR_GP_PIN(1, 25), +}; +static const unsigned int scif3_ctrl_mux[] = { + RTS3_N_TANS_MARK, CTS3_N_MARK, +}; +static const unsigned int scif3_data_b_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 11), +}; +static const unsigned int scif3_data_b_mux[] = { + RX3_B_MARK, TX3_B_MARK, +}; +/* - SCIF4 ------------------------------------------------------------------ */ +static const unsigned int scif4_data_a_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 12), +}; +static const unsigned int scif4_data_a_mux[] = { + RX4_A_MARK, TX4_A_MARK, +}; +static const unsigned int scif4_clk_a_pins[] = { + /* SCK */ + RCAR_GP_PIN(2, 10), +}; +static const unsigned int scif4_clk_a_mux[] = { + SCK4_A_MARK, +}; +static const unsigned int scif4_ctrl_a_pins[] = { + /* RTS, CTS */ + RCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 13), +}; +static const unsigned int scif4_ctrl_a_mux[] = { + RTS4_N_TANS_A_MARK, CTS4_N_A_MARK, +}; +static const unsigned int scif4_data_b_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7), +}; +static const unsigned int scif4_data_b_mux[] = { + RX4_B_MARK, TX4_B_MARK, +}; +static const unsigned int scif4_clk_b_pins[] = { + /* SCK */ + RCAR_GP_PIN(1, 5), +}; +static const unsigned int scif4_clk_b_mux[] = { + SCK4_B_MARK, +}; +static const unsigned int scif4_ctrl_b_pins[] = { + /* RTS, CTS */ + RCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 9), +}; +static const unsigned int scif4_ctrl_b_mux[] = { + RTS4_N_TANS_B_MARK, CTS4_N_B_MARK, +}; +static const unsigned int scif4_data_c_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13), +}; +static const unsigned int scif4_data_c_mux[] = { + RX4_C_MARK, TX4_C_MARK, +}; +static const unsigned int scif4_clk_c_pins[] = { + /* SCK */ + RCAR_GP_PIN(0, 8), +}; +static const unsigned int scif4_clk_c_mux[] = { + SCK4_C_MARK, +}; +static const unsigned int scif4_ctrl_c_pins[] = { + /* RTS, CTS */ + RCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 10), +}; +static const unsigned int scif4_ctrl_c_mux[] = { + RTS4_N_TANS_C_MARK, CTS4_N_C_MARK, +}; +/* - SCIF5 ------------------------------------------------------------------ */ +static const unsigned int scif5_data_pins[] = { + /* RX, TX */ + RCAR_GP_PIN(5, 19), RCAR_GP_PIN(5, 21), +}; +static const unsigned int scif5_data_mux[] = { + RX5_MARK, TX5_MARK, +}; +static const unsigned int scif5_clk_pins[] = { + /* SCK */ + RCAR_GP_PIN(6, 21), +}; +static const unsigned int scif5_clk_mux[] = { + SCK5_MARK, +}; + static const struct sh_pfc_pin_group pinmux_groups[] = { + SH_PFC_PIN_GROUP(scif0_data), + SH_PFC_PIN_GROUP(scif0_clk), + SH_PFC_PIN_GROUP(scif0_ctrl), + SH_PFC_PIN_GROUP(scif1_data_a), + SH_PFC_PIN_GROUP(scif1_clk), + SH_PFC_PIN_GROUP(scif1_ctrl), + SH_PFC_PIN_GROUP(scif1_data_b), + SH_PFC_PIN_GROUP(scif2_data_a), + SH_PFC_PIN_GROUP(scif2_clk), + SH_PFC_PIN_GROUP(scif2_data_b), + SH_PFC_PIN_GROUP(scif3_data_a), + SH_PFC_PIN_GROUP(scif3_clk), + SH_PFC_PIN_GROUP(scif3_ctrl), + SH_PFC_PIN_GROUP(scif3_data_b), + SH_PFC_PIN_GROUP(scif4_data_a), + SH_PFC_PIN_GROUP(scif4_clk_a), + SH_PFC_PIN_GROUP(scif4_ctrl_a), + SH_PFC_PIN_GROUP(scif4_data_b), + SH_PFC_PIN_GROUP(scif4_clk_b), + SH_PFC_PIN_GROUP(scif4_ctrl_b), + SH_PFC_PIN_GROUP(scif4_data_c), + SH_PFC_PIN_GROUP(scif4_clk_c), + SH_PFC_PIN_GROUP(scif4_ctrl_c), + SH_PFC_PIN_GROUP(scif5_data), + SH_PFC_PIN_GROUP(scif5_clk), +}; + +static const char * const scif0_groups[] = { + "scif0_data", + "scif0_clk", + "scif0_ctrl", +}; + +static const char * const scif1_groups[] = { + "scif1_data_a", + "scif1_clk", + "scif1_ctrl", + "scif1_data_b", +}; + +static const char * const scif2_groups[] = { + "scif2_data_a", + "scif2_clk", + "scif2_data_b", +}; + +static const char * const scif3_groups[] = { + "scif3_data_a", + "scif3_clk", + "scif3_ctrl", + "scif3_data_b", +}; + +static const char * const scif4_groups[] = { + "scif4_data_a", + "scif4_clk_a", + "scif4_ctrl_a", + "scif4_data_b", + "scif4_clk_b", + "scif4_ctrl_b", + "scif4_data_c", + "scif4_clk_c", + "scif4_ctrl_c", +}; + +static const char * const scif5_groups[] = { + "scif5_data", + "scif5_clk", }; static const struct sh_pfc_function pinmux_functions[] = { + SH_PFC_FUNCTION(scif0), + SH_PFC_FUNCTION(scif1), + SH_PFC_FUNCTION(scif2), + SH_PFC_FUNCTION(scif3), + SH_PFC_FUNCTION(scif4), + SH_PFC_FUNCTION(scif5), }; static const struct pinmux_cfg_reg pinmux_config_regs[] = {