diff mbox

[OpenWrt-Devel] lantiq: disable buffered writes on Intel command set flash

Message ID 1423933907-19094-1-git-send-email-malaakso@elisanet.fi
State Accepted
Headers show

Commit Message

Matti Laakso Feb. 14, 2015, 5:11 p.m. UTC
Some Lantiq SoCs are not able to use buffered writes properly with
Intel command set flash due to the way NOR addresses on EBU are
manipulated. This patch disables buffered writes on those devices.
The only device affected at the moment is ARV4510PW, others use
AMD/Fujitsu command set.

Signed-off-by: Matti Laakso <malaakso@elisanet.fi>
---
 .../0300-MTD-cfi-cmdset-0001-disable-buffered-writes.patch    | 11 +++++++++++
 1 file changed, 11 insertions(+)
 create mode 100644 target/linux/lantiq/patches-3.14/0300-MTD-cfi-cmdset-0001-disable-buffered-writes.patch
diff mbox

Patch

diff --git a/target/linux/lantiq/patches-3.14/0300-MTD-cfi-cmdset-0001-disable-buffered-writes.patch b/target/linux/lantiq/patches-3.14/0300-MTD-cfi-cmdset-0001-disable-buffered-writes.patch
new file mode 100644
index 0000000..fdd065d
--- /dev/null
+++ b/target/linux/lantiq/patches-3.14/0300-MTD-cfi-cmdset-0001-disable-buffered-writes.patch
@@ -0,0 +1,11 @@ 
+--- a/drivers/mtd/chips/cfi_cmdset_0001.c
++++ b/drivers/mtd/chips/cfi_cmdset_0001.c
+@@ -40,7 +40,7 @@
+ /* #define CMDSET0001_DISABLE_WRITE_SUSPEND */
+ 
+ // debugging, turns off buffer write mode if set to 1
+-#define FORCE_WORD_WRITE 0
++#define FORCE_WORD_WRITE 1
+ 
+ /* Intel chips */
+ #define I82802AB	0x00ad