[U-Boot,07/23] dm: sunxi: Add support for serial using driver model

Add a driver for the designware serial UART used on sunxi. This just
redirects to the normal ns16550 driver.

Add a stdout-path to the device tree so that the correct UART is chosen.

Signed-off-by: Simon Glass <sjg@chromium.org>
---

 arch/arm/dts/sun7i-a20-pcduino3.dts |  4 ++++
 drivers/serial/Makefile             |  1 +
 drivers/serial/serial_dw.c          | 39 +++++++++++++++++++++++++++++++++++++
 include/configs/sun7i.h             |  3 +++
 include/configs/sunxi-common.h      | 12 +++++++-----
 5 files changed, 54 insertions(+), 5 deletions(-)
 create mode 100644 drivers/serial/serial_dw.c

Hi,

On Sun, Oct 5, 2014 at 1:29 AM, Simon Glass <sjg@chromium.org> wrote:
> Add a driver for the designware serial UART used on sunxi. This just
> redirects to the normal ns16550 driver.
>
> Add a stdout-path to the device tree so that the correct UART is chosen.
>
> Signed-off-by: Simon Glass <sjg@chromium.org>
> ---
>
>  arch/arm/dts/sun7i-a20-pcduino3.dts |  4 ++++
>  drivers/serial/Makefile             |  1 +
>  drivers/serial/serial_dw.c          | 39 +++++++++++++++++++++++++++++++++++++

This should probably be 2 or more patches.
The first one adds the serial driver.
The second one adds a user.
And maybe a third to add "stdout-path"?

ChenYu

>  include/configs/sun7i.h             |  3 +++
>  include/configs/sunxi-common.h      | 12 +++++++-----
>  5 files changed, 54 insertions(+), 5 deletions(-)
>  create mode 100644 drivers/serial/serial_dw.c
>
> diff --git a/arch/arm/dts/sun7i-a20-pcduino3.dts b/arch/arm/dts/sun7i-a20-pcduino3.dts
> index 046dfc0..f7cc8e7 100644
> --- a/arch/arm/dts/sun7i-a20-pcduino3.dts
> +++ b/arch/arm/dts/sun7i-a20-pcduino3.dts
> @@ -20,6 +20,10 @@
>         model = "LinkSprite pcDuino3";
>         compatible = "linksprite,pcduino3", "allwinner,sun7i-a20";
>
> +       chosen {
> +               stdout-path = &uart0;
> +       };
> +
>         soc@01c00000 {
>                 mmc0: mmc@01c0f000 {
>                         pinctrl-names = "default";
> diff --git a/drivers/serial/Makefile b/drivers/serial/Makefile
> index edf6936..f57a664 100644
> --- a/drivers/serial/Makefile
> +++ b/drivers/serial/Makefile
> @@ -19,6 +19,7 @@ obj-$(CONFIG_ALTERA_UART) += altera_uart.o
>  obj-$(CONFIG_ALTERA_JTAG_UART) += altera_jtag_uart.o
>  obj-$(CONFIG_ARM_DCC) += arm_dcc.o
>  obj-$(CONFIG_ATMEL_USART) += atmel_usart.o
> +obj-$(CONFIG_DW_SERIAL) += serial_dw.o
>  obj-$(CONFIG_LPC32XX_HSUART) += lpc32xx_hsuart.o
>  obj-$(CONFIG_MCFUART) += mcfuart.o
>  obj-$(CONFIG_OPENCORES_YANU) += opencores_yanu.o
> diff --git a/drivers/serial/serial_dw.c b/drivers/serial/serial_dw.c
> new file mode 100644
> index 0000000..a348f29
> --- /dev/null
> +++ b/drivers/serial/serial_dw.c
> @@ -0,0 +1,39 @@
> +/*
> + * Copyright (c) 2014 Google, Inc
> + *
> + * SPDX-License-Identifier:    GPL-2.0+
> + */
> +
> +#include <common.h>
> +#include <dm.h>
> +#include <ns16550.h>
> +#include <serial.h>
> +
> +static const struct udevice_id dw_serial_ids[] = {
> +       { .compatible = "snps,dw-apb-uart" },
> +       { }
> +};
> +
> +static int dw_serial_ofdata_to_platdata(struct udevice *dev)
> +{
> +       struct ns16550_platdata *plat = dev_get_platdata(dev);
> +       int ret;
> +
> +       ret = ns16550_serial_ofdata_to_platdata(dev);
> +       if (ret)
> +               return ret;
> +       plat->clock = CONFIG_SYS_NS16550_CLK;
> +
> +       return 0;
> +}
> +
> +U_BOOT_DRIVER(serial_ns16550) = {
> +       .name   = "serial_dw",
> +       .id     = UCLASS_SERIAL,
> +       .of_match = dw_serial_ids,
> +       .ofdata_to_platdata = dw_serial_ofdata_to_platdata,
> +       .platdata_auto_alloc_size = sizeof(struct ns16550_platdata),
> +       .priv_auto_alloc_size = sizeof(struct NS16550),
> +       .probe = ns16550_serial_probe,
> +       .ops    = &ns16550_serial_ops,
> +};
> diff --git a/include/configs/sun7i.h b/include/configs/sun7i.h
> index 2314e97..108694a 100644
> --- a/include/configs/sun7i.h
> +++ b/include/configs/sun7i.h
> @@ -39,6 +39,9 @@
>  #if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_DM)
>  # define CONFIG_CMD_DM
>  # define CONFIG_DM_GPIO
> +# define CONFIG_DM_SERIAL
> +# define CONFIG_SYS_MALLOC_F_LEN       (1 << 10)
> +# define CONFIG_DW_SERIAL
>  #endif
>
>  /*
> diff --git a/include/configs/sunxi-common.h b/include/configs/sunxi-common.h
> index 1d947d7..e26bdf9 100644
> --- a/include/configs/sunxi-common.h
> +++ b/include/configs/sunxi-common.h
> @@ -36,12 +36,14 @@
>  #define CONFIG_SYS_NS16550
>  #define CONFIG_SYS_NS16550_SERIAL
>  /* ns16550 reg in the low bits of cpu reg */
> -#define CONFIG_SYS_NS16550_REG_SIZE    -4
>  #define CONFIG_SYS_NS16550_CLK         24000000
> -#define CONFIG_SYS_NS16550_COM1                SUNXI_UART0_BASE
> -#define CONFIG_SYS_NS16550_COM2                SUNXI_UART1_BASE
> -#define CONFIG_SYS_NS16550_COM3                SUNXI_UART2_BASE
> -#define CONFIG_SYS_NS16550_COM4                SUNXI_UART3_BASE
> +#ifndef CONFIG_DM_SERIAL
> +# define CONFIG_SYS_NS16550_REG_SIZE   -4
> +# define CONFIG_SYS_NS16550_COM1               SUNXI_UART0_BASE
> +# define CONFIG_SYS_NS16550_COM2               SUNXI_UART1_BASE
> +# define CONFIG_SYS_NS16550_COM3               SUNXI_UART2_BASE
> +# define CONFIG_SYS_NS16550_COM4               SUNXI_UART3_BASE
> +#endif
>
>  /* DRAM Base */
>  #define CONFIG_SYS_SDRAM_BASE          0x40000000
> --
> 2.1.0.rc2.206.gedb03e5
>
> _______________________________________________
> U-Boot mailing list
> U-Boot@lists.denx.de
> http://lists.denx.de/mailman/listinfo/u-boot